{"id":"https://openalex.org/W7125962849","doi":"https://doi.org/10.1145/3774934.3786459","title":"PANA: A Fine-Grained Runtime-Adaptive Load Balancing for Parallel SpMV on Multicore CPUs","display_name":"PANA: A Fine-Grained Runtime-Adaptive Load Balancing for Parallel SpMV on Multicore CPUs","publication_year":2026,"publication_date":"2026-01-28","ids":{"openalex":"https://openalex.org/W7125962849","doi":"https://doi.org/10.1145/3774934.3786459"},"language":null,"primary_location":{"id":"doi:10.1145/3774934.3786459","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3774934.3786459","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Programming","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003261630","display_name":"Haodong Bian","orcid":"https://orcid.org/0000-0003-0907-288X"},"institutions":[{"id":"https://openalex.org/I116265982","display_name":"Qinghai University","ror":"https://ror.org/05h33bt13","country_code":"CN","type":"education","lineage":["https://openalex.org/I116265982"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haodong Bian","raw_affiliation_strings":["Qinghai University, Xining, China","Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0003-0907-288X","affiliations":[{"raw_affiliation_string":"Qinghai University, Xining, China","institution_ids":["https://openalex.org/I116265982"]},{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123825204","display_name":"Youhui Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Youhui Zhang","raw_affiliation_strings":["Tsinghua University, Beijing, China","Zhongguancun Laboratory, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0003-2333-3580","affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Zhongguancun Laboratory, Beijing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124143740","display_name":"Xiang Fei","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xiang Fei","raw_affiliation_strings":["Zhongguancun Laboratory, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-9549-612X","affiliations":[{"raw_affiliation_string":"Zhongguancun Laboratory, Beijing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124084329","display_name":"Jianqiang Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I116265982","display_name":"Qinghai University","ror":"https://ror.org/05h33bt13","country_code":"CN","type":"education","lineage":["https://openalex.org/I116265982"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianqiang Huang","raw_affiliation_strings":["Qinghai University, Xining, China"],"raw_orcid":"https://orcid.org/0000-0002-4454-7919","affiliations":[{"raw_affiliation_string":"Qinghai University, Xining, China","institution_ids":["https://openalex.org/I116265982"]}]},{"author_position":"last","author":{"id":null,"display_name":"Xiaoying Wang","orcid":"https://orcid.org/0000-0003-1029-0358"},"institutions":[{"id":"https://openalex.org/I116265982","display_name":"Qinghai University","ror":"https://ror.org/05h33bt13","country_code":"CN","type":"education","lineage":["https://openalex.org/I116265982"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoying Wang","raw_affiliation_strings":["Qinghai University, Xining, China"],"raw_orcid":"https://orcid.org/0000-0003-1029-0358","affiliations":[{"raw_affiliation_string":"Qinghai University, Xining, China","institution_ids":["https://openalex.org/I116265982"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"95","last_page":"108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6392999887466431,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6392999887466431,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.15539999306201935,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.03799999877810478,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6779999732971191},{"id":"https://openalex.org/keywords/load-balancing","display_name":"Load balancing (electrical power)","score":0.5195000171661377},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.49549999833106995},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4668999910354614},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.430400013923645},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.39399999380111694},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.3447999954223633},{"id":"https://openalex.org/keywords/sparse-matrix","display_name":"Sparse matrix","score":0.3215999901294708}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8474000096321106},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7534000277519226},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6779999732971191},{"id":"https://openalex.org/C138959212","wikidata":"https://www.wikidata.org/wiki/Q1806783","display_name":"Load balancing (electrical power)","level":3,"score":0.5195000171661377},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.49549999833106995},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4668999910354614},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.430400013923645},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.39399999380111694},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38269999623298645},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.3447999954223633},{"id":"https://openalex.org/C56372850","wikidata":"https://www.wikidata.org/wiki/Q1050404","display_name":"Sparse matrix","level":3,"score":0.3215999901294708},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.31290000677108765},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.31290000677108765},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2874999940395355},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.28220000863075256},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.2808000147342682},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.27959999442100525},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.27300000190734863},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.27059999108314514},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.2696000039577484},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.2678000032901764},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.26409998536109924},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2572000026702881},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.25600001215934753},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.2547000050544739}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3774934.3786459","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3774934.3786459","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Programming","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W2009654791","https://openalex.org/W2088866486","https://openalex.org/W2111667319","https://openalex.org/W2521497392","https://openalex.org/W2535926538","https://openalex.org/W2558460151","https://openalex.org/W2570841452","https://openalex.org/W2751354592","https://openalex.org/W2791012218","https://openalex.org/W2957142384","https://openalex.org/W3010221833","https://openalex.org/W3016832937","https://openalex.org/W3094263445","https://openalex.org/W3096209535","https://openalex.org/W3130024571","https://openalex.org/W3139495005","https://openalex.org/W3175189837","https://openalex.org/W3195003484","https://openalex.org/W3198975860","https://openalex.org/W3202552726","https://openalex.org/W3205727737","https://openalex.org/W3213457265","https://openalex.org/W3214560281","https://openalex.org/W3214870808","https://openalex.org/W4200467342","https://openalex.org/W4226207577","https://openalex.org/W4247828381","https://openalex.org/W4281658036","https://openalex.org/W4321636621","https://openalex.org/W4321636675","https://openalex.org/W4384705388","https://openalex.org/W4385623033","https://openalex.org/W4387799594","https://openalex.org/W4388661983","https://openalex.org/W4388662066","https://openalex.org/W4388855631","https://openalex.org/W4391986945","https://openalex.org/W4398774961","https://openalex.org/W4400409889","https://openalex.org/W4400910447","https://openalex.org/W4401408866","https://openalex.org/W4405755653","https://openalex.org/W4405756014","https://openalex.org/W4405756173","https://openalex.org/W4408029514","https://openalex.org/W7106654553"],"related_works":[],"abstract_inverted_index":{"SpMV":[0,56],"has":[1],"been":[2],"widely":[3],"utilized":[4],"and":[5,15,29],"is":[6,23],"regarded":[7],"as":[8],"a":[9,47],"significant":[10],"kernel":[11],"in":[12],"various":[13],"scientific":[14],"engineering":[16],"computing":[17],"applications,":[18],"where":[19],"its":[20],"parallel":[21],"performance":[22,49,53],"heavily":[24],"influenced":[25],"by":[26],"matrix":[27],"sparsity":[28],"hardware":[30],"architecture.":[31],"Despite":[32],"extensive":[33],"prior":[34],"research,":[35],"static":[36],"partitioning":[37],"strategies":[38],"that":[39],"narrowly":[40],"target":[41],"computation":[42],"or":[43],"memory":[44],"access":[45],"remain":[46],"key":[48],"bottleneck,":[50],"severely":[51],"stifling":[52],"advancement":[54],"of":[55],"on":[57],"modern":[58],"multicore":[59],"CPUs.":[60]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-01-29T00:00:00"}