{"id":"https://openalex.org/W4415958228","doi":"https://doi.org/10.1145/3774879","title":"Variation-aware Analog Circuit Design via Contextual Modeling and Robust Optimization","display_name":"Variation-aware Analog Circuit Design via Contextual Modeling and Robust Optimization","publication_year":2025,"publication_date":"2025-11-06","ids":{"openalex":"https://openalex.org/W4415958228","doi":"https://doi.org/10.1145/3774879"},"language":"en","primary_location":{"id":"doi:10.1145/3774879","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3774879","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082912188","display_name":"Jiangli Huang","orcid":"https://orcid.org/0000-0001-9111-8474"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jiangli Huang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Computer Science, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Computer Science, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080136446","display_name":"Juanyan Shen","orcid":"https://orcid.org/0009-0009-2362-0361"},"institutions":[{"id":"https://openalex.org/I4210141677","display_name":"Integrated Systems Solutions (United States)","ror":"https://ror.org/0422rme67","country_code":"US","type":"company","lineage":["https://openalex.org/I4210141677"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinyi Shen","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits & Micro-Nano Electronics, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits & Micro-Nano Electronics, Fudan University","institution_ids":["https://openalex.org/I4210141677"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045464812","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0003-2164-8175"},"institutions":[{"id":"https://openalex.org/I4210141677","display_name":"Integrated Systems Solutions (United States)","ror":"https://ror.org/0422rme67","country_code":"US","type":"company","lineage":["https://openalex.org/I4210141677"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits & Micro-Nano Electronics, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits & Micro-Nano Electronics, Fudan University","institution_ids":["https://openalex.org/I4210141677"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112301102","display_name":"Li Shang","orcid":"https://orcid.org/0009-0005-9216-1921"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Shang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Computer Science, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Computer Science, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039204202","display_name":"Zhaori Bi","orcid":"https://orcid.org/0000-0002-7315-3150"},"institutions":[{"id":"https://openalex.org/I4210141677","display_name":"Integrated Systems Solutions (United States)","ror":"https://ror.org/0422rme67","country_code":"US","type":"company","lineage":["https://openalex.org/I4210141677"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhaori Bi","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits & Micro-Nano Electronics, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits & Micro-Nano Electronics, Fudan University","institution_ids":["https://openalex.org/I4210141677"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037328458","display_name":"Changhao Yan","orcid":"https://orcid.org/0000-0002-8936-3945"},"institutions":[{"id":"https://openalex.org/I4210141677","display_name":"Integrated Systems Solutions (United States)","ror":"https://ror.org/0422rme67","country_code":"US","type":"company","lineage":["https://openalex.org/I4210141677"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Changhao Yan","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits & Micro-Nano Electronics, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits & Micro-Nano Electronics, Fudan University","institution_ids":["https://openalex.org/I4210141677"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016591821","display_name":"Walter Hu","orcid":"https://orcid.org/0000-0002-6748-1916"},"institutions":[{"id":"https://openalex.org/I24185976","display_name":"Sichuan University","ror":"https://ror.org/011ashp19","country_code":"CN","type":"education","lineage":["https://openalex.org/I24185976"]},{"id":"https://openalex.org/I4210089761","display_name":"West China Hospital of Sichuan University","ror":"https://ror.org/007mrxy13","country_code":"CN","type":"healthcare","lineage":["https://openalex.org/I4210089761"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenchuang Hu","raw_affiliation_strings":["Precision Medicine Center, West China Hospital, Sichuan University"],"affiliations":[{"raw_affiliation_string":"Precision Medicine Center, West China Hospital, Sichuan University","institution_ids":["https://openalex.org/I24185976","https://openalex.org/I4210089761"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I4210141677","display_name":"Integrated Systems Solutions (United States)","ror":"https://ror.org/0422rme67","country_code":"US","type":"company","lineage":["https://openalex.org/I4210141677"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dian Zhou","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits & Micro-Nano Electronics, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits & Micro-Nano Electronics, Fudan University","institution_ids":["https://openalex.org/I4210141677"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I4210141677","display_name":"Integrated Systems Solutions (United States)","ror":"https://ror.org/0422rme67","country_code":"US","type":"company","lineage":["https://openalex.org/I4210141677"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits & Micro-Nano Electronics, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits & Micro-Nano Electronics, Fudan University","institution_ids":["https://openalex.org/I4210141677"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5082912188"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34829818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":"2","first_page":"1","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8521999716758728,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8521999716758728,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.03099999949336052,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.019200000911951065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robust-optimization","display_name":"Robust optimization","score":0.6776000261306763},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.527999997138977},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4666000008583069},{"id":"https://openalex.org/keywords/optimization-problem","display_name":"Optimization problem","score":0.43050000071525574},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4237000048160553},{"id":"https://openalex.org/keywords/gaussian","display_name":"Gaussian","score":0.39959999918937683},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.39480000734329224},{"id":"https://openalex.org/keywords/optimization-algorithm","display_name":"Optimization algorithm","score":0.37779998779296875},{"id":"https://openalex.org/keywords/gaussian-process","display_name":"Gaussian process","score":0.335999995470047}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8179000020027161},{"id":"https://openalex.org/C193254401","wikidata":"https://www.wikidata.org/wiki/Q2160088","display_name":"Robust optimization","level":2,"score":0.6776000261306763},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.527999997138977},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4666000008583069},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.43050000071525574},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4237000048160553},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.39959999918937683},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.39480000734329224},{"id":"https://openalex.org/C2987595161","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Optimization algorithm","level":2,"score":0.37779998779296875},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.34279999136924744},{"id":"https://openalex.org/C61326573","wikidata":"https://www.wikidata.org/wiki/Q1496376","display_name":"Gaussian process","level":3,"score":0.335999995470047},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.32749998569488525},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3172999918460846},{"id":"https://openalex.org/C186394612","wikidata":"https://www.wikidata.org/wiki/Q7098942","display_name":"Optimal design","level":2,"score":0.3149999976158142},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3057999908924103},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.302700012922287},{"id":"https://openalex.org/C177918212","wikidata":"https://www.wikidata.org/wiki/Q803623","display_name":"Perturbation (astronomy)","level":2,"score":0.30079999566078186},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.28850001096725464},{"id":"https://openalex.org/C2778049539","wikidata":"https://www.wikidata.org/wiki/Q17002908","display_name":"Bayesian optimization","level":2,"score":0.2854999899864197},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.28380000591278076},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28029999136924744},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.27649998664855957},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.26930001378059387},{"id":"https://openalex.org/C34559072","wikidata":"https://www.wikidata.org/wiki/Q2334061","display_name":"Design of experiments","level":2,"score":0.25110000371932983},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2506999969482422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3774879","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3774879","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1510052597","https://openalex.org/W1846979026","https://openalex.org/W1964239621","https://openalex.org/W2028334174","https://openalex.org/W2074046446","https://openalex.org/W2093579479","https://openalex.org/W2103960654","https://openalex.org/W2144133630","https://openalex.org/W2147059000","https://openalex.org/W2769791151","https://openalex.org/W2998324702","https://openalex.org/W2998431217","https://openalex.org/W3011917993","https://openalex.org/W3092618035","https://openalex.org/W3203408580","https://openalex.org/W4210918606","https://openalex.org/W4285047362","https://openalex.org/W4286209379","https://openalex.org/W4293025085","https://openalex.org/W4293261752","https://openalex.org/W4386867465"],"related_works":[],"abstract_inverted_index":{"Robust":[0,37],"analog":[1,25,43],"circuit":[2,26,44],"design":[3,57],"is":[4],"becoming":[5],"increasingly":[6],"challenging":[7],"due":[8],"to":[9,53,75,80],"process,":[10],"voltage,":[11],"and":[12,33,59,62,70,89],"temperature":[13],"(PVT)":[14],"variations":[15],"at":[16],"advanced":[17],"technology":[18],"nodes.":[19],"In":[20],"this":[21],"article,":[22],"we":[23],"formulate":[24],"synthesis":[27],"as":[28],"a":[29,35,63],"robust":[30,68,73,77],"optimization":[31,69,74,95],"problem,":[32],"propose":[34],"Contextual":[36,50],"OptimiZAtion":[38],"(CROZA)":[39],"method":[40,48],"for":[41],"variation-aware":[42],"design.":[45],"The":[46],"proposed":[47,84],"uses":[49],"Gaussian":[51],"process":[52],"model":[54],"both":[55],"the":[56],"parameters":[58],"perturbation":[60],"parameters,":[61],"hybrid":[64],"strategy":[65],"of":[66],"adversarially":[67],"stochastically":[71],"perturbed":[72],"find":[76],"solutions.":[78],"Compared":[79],"state-of-the-art":[81],"methods,":[82],"our":[83],"approach":[85],"achieves":[86],"significant":[87],"simulation":[88],"runtime":[90],"speedups":[91],"while":[92],"delivering":[93],"superior":[94],"results.":[96]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-11-06T00:00:00"}