{"id":"https://openalex.org/W4415477479","doi":"https://doi.org/10.1145/3772724","title":"OpenDRAM: A Modular, High-performance Soft Memory Controller for DDR4 DRAM","display_name":"OpenDRAM: A Modular, High-performance Soft Memory Controller for DDR4 DRAM","publication_year":2025,"publication_date":"2025-10-23","ids":{"openalex":"https://openalex.org/W4415477479","doi":"https://doi.org/10.1145/3772724"},"language":"en","primary_location":{"id":"doi:10.1145/3772724","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3772724","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120109588","display_name":"Ali Abbasi","orcid":null},"institutions":[{"id":"https://openalex.org/I98251732","display_name":"McMaster University","ror":"https://ror.org/02fa3aq29","country_code":"CA","type":"education","lineage":["https://openalex.org/I98251732"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Ali Abbasi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McMaster University, Hamilton, Ontario, Canada","McMaster University, Canada"],"raw_orcid":"https://orcid.org/0009-0002-0832-2189","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McMaster University, Hamilton, Ontario, Canada","institution_ids":["https://openalex.org/I98251732"]},{"raw_affiliation_string":"McMaster University, Canada","institution_ids":["https://openalex.org/I98251732"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093213586","display_name":"Danesh Germchi","orcid":"https://orcid.org/0009-0004-5085-9101"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Danesh Germchi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","University of Waterloo, Canada"],"raw_orcid":"https://orcid.org/0009-0004-5085-9101","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"University of Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120109589","display_name":"Amin Katani","orcid":null},"institutions":[{"id":"https://openalex.org/I98251732","display_name":"McMaster University","ror":"https://ror.org/02fa3aq29","country_code":"CA","type":"education","lineage":["https://openalex.org/I98251732"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Amin Katani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McMaster University, Hamilton, Ontario, Canada","McMaster University, Canada"],"raw_orcid":"https://orcid.org/0009-0002-9757-0570","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McMaster University, Hamilton, Ontario, Canada","institution_ids":["https://openalex.org/I98251732"]},{"raw_affiliation_string":"McMaster University, Canada","institution_ids":["https://openalex.org/I98251732"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069864154","display_name":"Mohamed Hassan","orcid":"https://orcid.org/0000-0001-5926-5861"},"institutions":[{"id":"https://openalex.org/I98251732","display_name":"McMaster University","ror":"https://ror.org/02fa3aq29","country_code":"CA","type":"education","lineage":["https://openalex.org/I98251732"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohamed Hassan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McMaster University, Hamilton, Ontario, Canada","McMaster University, Canada"],"raw_orcid":"https://orcid.org/0000-0001-5926-5861","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McMaster University, Hamilton, Ontario, Canada","institution_ids":["https://openalex.org/I98251732"]},{"raw_affiliation_string":"McMaster University, Canada","institution_ids":["https://openalex.org/I98251732"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009578055","display_name":"Rodolfo Pellizzoni","orcid":"https://orcid.org/0000-0002-7331-804X"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Rodolfo Pellizzoni","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","University of Waterloo, Canada"],"raw_orcid":"https://orcid.org/0000-0002-7331-804X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"University of Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5120109588"],"corresponding_institution_ids":["https://openalex.org/I98251732"],"apc_list":null,"apc_paid":null,"fwci":2.1546,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.89501285,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"18","issue":"4","first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.8266000151634216},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6527000069618225},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.48890000581741333},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.41620001196861267},{"id":"https://openalex.org/keywords/open-source","display_name":"Open source","score":0.4142000079154968},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4032000005245209},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.39980000257492065}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8503000140190125},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.8266000151634216},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6527000069618225},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.616100013256073},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.48890000581741333},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.41620001196861267},{"id":"https://openalex.org/C3018397939","wikidata":"https://www.wikidata.org/wiki/Q3644502","display_name":"Open source","level":3,"score":0.4142000079154968},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4032000005245209},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.39980000257492065},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.3917999863624573},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39089998602867126},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.35929998755455017},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.35030001401901245},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.3409999907016754},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2964000105857849},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.26460000872612},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.2621999979019165}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3772724","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3772724","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1964316448","https://openalex.org/W1981588964","https://openalex.org/W2034861439","https://openalex.org/W2102871765","https://openalex.org/W2107333973","https://openalex.org/W2115172404","https://openalex.org/W2128315927","https://openalex.org/W2132269953","https://openalex.org/W2149075075","https://openalex.org/W2159908132","https://openalex.org/W2243540610","https://openalex.org/W2518205541","https://openalex.org/W2612835180","https://openalex.org/W2897114489","https://openalex.org/W2946485102","https://openalex.org/W3006586535","https://openalex.org/W3037414561","https://openalex.org/W3041919703","https://openalex.org/W4236382111","https://openalex.org/W4240407149","https://openalex.org/W4295679041","https://openalex.org/W4388757726"],"related_works":[],"abstract_inverted_index":{"We":[0,62,101],"propose":[1],"OpenDRAM":[2,52,67,108,127,189],",":[3],"a":[4,20,48,54],"synthesizable":[5],"high-performance":[6,59],"DDR4":[7,36],"DRAM":[8,45],"soft":[9],"Memory":[10,79],"Controller":[11],"(MC)":[12],"for":[13,84,198],"FPGAs.":[14],"Since":[15],"DRAMs":[16],"usually":[17],"operate":[18],"at":[19],"higher":[21],"frequency":[22],"compared":[23],"to":[24,29,42,140,151,200],"MCs":[25],"(usually":[26],"\\(4\\times\\)":[27],"),":[28],"fully":[30],"utilize":[31],"DRAM\u2019s":[32],"bandwidth,":[33],"the":[34,40,64,105,191],"hardened":[35],"physical":[37],"interface":[38],"expects":[39],"controller":[41,112],"issue":[43],"four":[44],"commands":[46],"in":[47,71],"single":[49],"clock":[50],"cycle.":[51],"is":[53],"modular,":[55],"extensible":[56],"MC,":[57],"implementing":[58],"bank-parallel":[60],"schedulers.":[61],"detail":[63],"design":[65,181],"of":[66,107,138],"\u2019s":[68],"logic":[69],"blocks":[70],"RTL":[72],"and":[73,87,103,113,121,131,145,154,174,177,203],"their":[74],"integration":[75],"with":[76,109],"existing":[77],"AMD\u2019s":[78,110,143],"Interface":[80],"Generator":[81],"(MIG)":[82],"modules":[83],"initialization,":[85],"maintenance,":[86],"interfacing.":[88],"The":[89],"integrated":[90],"project":[91],"was":[92],"comprehensively":[93],"validated":[94],"on":[95],"an":[96],"AMD":[97],"Virtex":[98],"UltraScale+":[99],"FPGA.":[100],"evaluate":[102],"compare":[104],"performance":[106,136],"MIG":[111,144],"another":[114],"open":[115,132,195],"source":[116,133,196],"controller,":[117],"OPRECOMP,":[118,148],"using":[119],"synthetic":[120],"accelerator":[122],"kernels.":[123],"Results":[124],"show":[125,178],"that":[126],"surpasses":[128],"both":[129],"commercial":[130],"counterparts,":[134],"offering":[135],"improvements":[137],"up":[139],"157%":[141],"over":[142,147],"267%":[146],"primarily":[149],"owing":[150],"its":[152,159],"reordering":[153],"scheduling":[155,172],"mechanisms.":[156],"To":[157],"demonstrate":[158],"research":[160],"use":[161],"case,":[162],"we":[163,187],"prototype":[164],"five":[165],"distinct":[166],"command":[167],"schedulers,":[168],"exploring":[169],"tradeoffs":[170],"between":[171],"aggressiveness":[173],"maximum":[175],"frequency,":[176],"how":[179],"FPGA-aware":[180],"can":[182],"enhance":[183],"timing":[184],"closure.":[185],"Finally,":[186],"release":[188],"as":[190],"first":[192],"high-performance,":[193],"extensible,":[194],"MC":[197],"researchers":[199],"utilize,":[201],"extend,":[202],"build":[204],"upon.":[205]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-23T00:00:00"}