{"id":"https://openalex.org/W4416927415","doi":"https://doi.org/10.1145/3771581","title":"\u00b5-VF: Enabling Virtualization of Embedded FPGAs","display_name":"\u00b5-VF: Enabling Virtualization of Embedded FPGAs","publication_year":2025,"publication_date":"2025-12-01","ids":{"openalex":"https://openalex.org/W4416927415","doi":"https://doi.org/10.1145/3771581"},"language":"en","primary_location":{"id":"doi:10.1145/3771581","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3771581","pdf_url":null,"source":{"id":"https://openalex.org/S4210193547","display_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","issn_l":"2476-1249","issn":["2476-1249"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120536920","display_name":"Vincenzo Alessio Bucaria","orcid":"https://orcid.org/0009-0008-0837-4070"},"institutions":[{"id":"https://openalex.org/I112862951","display_name":"University of Messina","ror":"https://ror.org/05ctdxz19","country_code":"IT","type":"education","lineage":["https://openalex.org/I112862951"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Vincenzo Alessio Bucaria","raw_affiliation_strings":["University of Messina, Messina, Italy"],"raw_orcid":"https://orcid.org/0009-0008-0837-4070","affiliations":[{"raw_affiliation_string":"University of Messina, Messina, Italy","institution_ids":["https://openalex.org/I112862951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077550436","display_name":"Francesco Longo","orcid":"https://orcid.org/0000-0001-6299-140X"},"institutions":[{"id":"https://openalex.org/I112862951","display_name":"University of Messina","ror":"https://ror.org/05ctdxz19","country_code":"IT","type":"education","lineage":["https://openalex.org/I112862951"]},{"id":"https://openalex.org/I4210152452","display_name":"Consorzio Interuniversitario Nazionale per l'Informatica","ror":"https://ror.org/03v8v5y65","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210152452"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Longo","raw_affiliation_strings":["University of Messina, Messina, Italy and CINI: National Interuniversity Consortium for Informatics, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6299-140X","affiliations":[{"raw_affiliation_string":"University of Messina, Messina, Italy and CINI: National Interuniversity Consortium for Informatics, Rome, Italy","institution_ids":["https://openalex.org/I4210152452","https://openalex.org/I112862951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025645976","display_name":"Giovanni Merlino","orcid":"https://orcid.org/0000-0002-1469-7860"},"institutions":[{"id":"https://openalex.org/I112862951","display_name":"University of Messina","ror":"https://ror.org/05ctdxz19","country_code":"IT","type":"education","lineage":["https://openalex.org/I112862951"]},{"id":"https://openalex.org/I4210152452","display_name":"Consorzio Interuniversitario Nazionale per l'Informatica","ror":"https://ror.org/03v8v5y65","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210152452"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Merlino","raw_affiliation_strings":["University of Messina, Messina, Italy and CINI: National Interuniversity Consortium for Informatics, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-1469-7860","affiliations":[{"raw_affiliation_string":"University of Messina, Messina, Italy and CINI: National Interuniversity Consortium for Informatics, Rome, Italy","institution_ids":["https://openalex.org/I4210152452","https://openalex.org/I112862951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101797324","display_name":"Francesco Restuccia","orcid":"https://orcid.org/0000-0002-4999-4507"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Francesco Restuccia","raw_affiliation_strings":["Northeastern University, Boston, USA"],"raw_orcid":"https://orcid.org/0000-0002-4999-4507","affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5120536920"],"corresponding_institution_ids":["https://openalex.org/I112862951"],"apc_list":null,"apc_paid":null,"fwci":1.184,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.85859792,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"9","issue":"3","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.14169999957084656,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.14169999957084656,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.14010000228881836,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.13199999928474426,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/virtualization","display_name":"Virtualization","score":0.7681000232696533},{"id":"https://openalex.org/keywords/hardware-virtualization","display_name":"Hardware virtualization","score":0.5760999917984009},{"id":"https://openalex.org/keywords/hypervisor","display_name":"Hypervisor","score":0.5706999897956848},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4668000042438507},{"id":"https://openalex.org/keywords/full-virtualization","display_name":"Full virtualization","score":0.4586000144481659},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4230000078678131}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7706000208854675},{"id":"https://openalex.org/C513985346","wikidata":"https://www.wikidata.org/wiki/Q270471","display_name":"Virtualization","level":3,"score":0.7681000232696533},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6226999759674072},{"id":"https://openalex.org/C68793194","wikidata":"https://www.wikidata.org/wiki/Q1616095","display_name":"Hardware virtualization","level":5,"score":0.5760999917984009},{"id":"https://openalex.org/C112904061","wikidata":"https://www.wikidata.org/wiki/Q1077480","display_name":"Hypervisor","level":4,"score":0.5706999897956848},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.48159998655319214},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4668000042438507},{"id":"https://openalex.org/C47878483","wikidata":"https://www.wikidata.org/wiki/Q848333","display_name":"Full virtualization","level":4,"score":0.4586000144481659},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4230000078678131},{"id":"https://openalex.org/C13062989","wikidata":"https://www.wikidata.org/wiki/Q651531","display_name":"Application virtualization","level":5,"score":0.3700000047683716},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.36880001425743103},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.34940001368522644},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.3199999928474426},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.29260000586509705},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.2833999991416931},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.27959999442100525}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3771581","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3771581","pdf_url":null,"source":{"id":"https://openalex.org/S4210193547","display_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","issn_l":"2476-1249","issn":["2476-1249"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1793443292","display_name":null,"funder_award_id":"PE00000014","funder_id":"https://openalex.org/F4320321987","funder_display_name":"European Union Agency for Network and Information Security"},{"id":"https://openalex.org/G3120737655","display_name":null,"funder_award_id":"N00014-23-1-2221","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"},{"id":"https://openalex.org/G595188498","display_name":null,"funder_award_id":"D25AC00374-00","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G6114848347","display_name":null,"funder_award_id":"FA9550- 23-1-0261","funder_id":"https://openalex.org/F4320338279","funder_display_name":"Air Force Office of Scientific Research"},{"id":"https://openalex.org/G6511371305","display_name":null,"funder_award_id":"CF-2218845, ECCS-2229472, ECCS-232901","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321987","display_name":"European Union Agency for Network and Information Security","ror":"https://ror.org/00wqx6897"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"},{"id":"https://openalex.org/F4320338279","display_name":"Air Force Office of Scientific Research","ror":"https://ror.org/011e9bt93"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1967568969","https://openalex.org/W2013116016","https://openalex.org/W2059730875","https://openalex.org/W2150022482","https://openalex.org/W2600554448","https://openalex.org/W2737155017","https://openalex.org/W2751299506","https://openalex.org/W2762028946","https://openalex.org/W2773756801","https://openalex.org/W2807281109","https://openalex.org/W2889734019","https://openalex.org/W2917849969","https://openalex.org/W2945162353","https://openalex.org/W3010835436","https://openalex.org/W3011348040","https://openalex.org/W3085331912","https://openalex.org/W3096742196","https://openalex.org/W3188919536","https://openalex.org/W4210258659","https://openalex.org/W4224265992","https://openalex.org/W4248265791","https://openalex.org/W4375929097","https://openalex.org/W4376134501","https://openalex.org/W4391884125","https://openalex.org/W4403278663","https://openalex.org/W4406875205"],"related_works":[],"abstract_inverted_index":{"Despite":[0],"growing":[1],"interest":[2],"in":[3,197,251],"virtualization":[4,61,81,177],"of":[5,157,183],"Field-Programmable":[6],"Gate":[7],"Arrays":[8],"(FPGAs),":[9],"existing":[10],"approaches":[11],"predominantly":[12],"target":[13],"datacenter-class":[14],"FPGAs,":[15],"which":[16],"heavily":[17],"rely":[18],"on":[19,69,112,236],"external":[20,133],"(powerful)":[21],"servers":[22],"for":[23,34,91,191,214,230],"hypervisor":[24],"execution":[25,213],"and":[26,41,95,109,146,233],"resource":[27],"management.":[28],"This":[29],"significantly":[30,97],"limits":[31],"their":[32],"suitability":[33],"edge":[35],"environments":[36],"where":[37],"autonomy,":[38],"energy":[39],"efficiency,":[40],"direct":[42],"low-latency":[43],"access":[44,121,148,208],"to":[45,65,122,149,195,204,211,218],"physical":[46],"Input/Output":[47,135],"(I/O)":[48],"are":[49],"critical.":[50],"To":[51],"address":[52],"this":[53,55],"goal,":[54],"paper":[56],"introduces":[57],"\u00b5-VF,":[58],"a":[59,107,123,155,160],"lightweight":[60],"framework":[62],"specifically":[63],"designed":[64],"enable":[66],"robust":[67],"multi-tenancy":[68],"embedded":[70],"FPGAs":[71],"operating":[72,167],"autonomously":[73],"at":[74,168],"the":[75,85,89,113,139,175,184],"network":[76],"edge.":[77],"\u00b5-VF":[78,130,158,201],"embeds":[79],"all":[80],"logic":[82,186],"entirely":[83],"onboard":[84],"FPGA":[86],"unit,":[87],"eliminating":[88],"need":[90],"any":[92],"off-chip":[93],"infrastructure":[94],"thus":[96,142],"reducing":[98],"overall":[99],"system":[100],"power":[101],"consumption.":[102],"Each":[103],"tenant":[104,192],"operates":[105],"within":[106,138],"secure":[108],"isolated":[110],"container":[111],"on-chip":[114],"Processing":[115],"System":[116],"(PS),":[117],"coupled":[118],"with":[119,159,165,188,220,239],"exclusive":[120],"dedicated":[124],"Programmable":[125],"Logic":[126],"(PL)":[127],"region.":[128],"Additionally,":[129],"fully":[131],"virtualizes":[132],"General-Purpose":[134],"(GPIO)":[136],"directly":[137],"PL":[140,166],"fabric,":[141],"enabling":[143],"independent,":[144],"concurrent":[145,222],"latency-sensitive":[147],"shared":[150],"peripherals.":[151],"We":[152],"have":[153],"implemented":[154],"prototype":[156],"Zynq":[161],"UltraScale+":[162],"ZCU102":[163],"board":[164],"100":[169],"MHz.":[170],"Experimental":[171],"results":[172],"demonstrate":[173],"that":[174],"hardware":[176],"layer":[178],"utilizes":[179],"less":[180],"than":[181,244],"10%":[182],"FPGA's":[185],"resources,":[187],"85%":[189],"available":[190],"applications":[193],"compared":[194,210],"50%":[196],"prior":[198],"work.":[199],"Moreover,":[200],"adds":[202],"2.93%":[203],"Memory-Mapped":[205],"I/O":[206],"(MMIO)":[207],"latency":[209],"native":[212],"single-tenant":[215],"operation,":[216],"increasing":[217],"6.5%":[219],"four":[221],"tenants.":[223],"Memory":[224],"throughput":[225,241],"measurements":[226],"show":[227],"1.8%":[228],"overhead":[229],"write":[231],"operations":[232],"negligible":[234],"impact":[235],"read":[237],"operations,":[238],"aggregate":[240],"17.1%":[242],"higher":[243],"previous":[245],"frameworks.":[246],"Hardware-based":[247],"GPIO":[248],"remapping":[249],"completes":[250],"20":[252],"nanoseconds.":[253]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-05-27T09:02:27.158192","created_date":"2025-12-02T00:00:00"}