{"id":"https://openalex.org/W4415028235","doi":"https://doi.org/10.1145/3771280","title":"Advanced And-Inverter Graph Decomposition Technique for Reducing Circuit Complexity","display_name":"Advanced And-Inverter Graph Decomposition Technique for Reducing Circuit Complexity","publication_year":2025,"publication_date":"2025-10-10","ids":{"openalex":"https://openalex.org/W4415028235","doi":"https://doi.org/10.1145/3771280"},"language":"en","primary_location":{"id":"doi:10.1145/3771280","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3771280","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1145/3771280","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047269650","display_name":"Mohamed Nadeem","orcid":"https://orcid.org/0000-0002-0835-1070"},"institutions":[{"id":"https://openalex.org/I166433441","display_name":"Hochschule Bremen","ror":"https://ror.org/04f7jc139","country_code":"DE","type":"education","lineage":["https://openalex.org/I166433441"]},{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Mohamed Nadeem","raw_affiliation_strings":["Faculty 03 Mathematics and Computer Science, University of Bremen"],"affiliations":[{"raw_affiliation_string":"Faculty 03 Mathematics and Computer Science, University of Bremen","institution_ids":["https://openalex.org/I180437899","https://openalex.org/I166433441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102361174","display_name":"L.O. Muller","orcid":null},"institutions":[{"id":"https://openalex.org/I166433441","display_name":"Hochschule Bremen","ror":"https://ror.org/04f7jc139","country_code":"DE","type":"education","lineage":["https://openalex.org/I166433441"]},{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]},{"id":"https://openalex.org/I4210098809","display_name":"Cybernet Systems Corporation (Canada)","ror":"https://ror.org/0119z9797","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210098809","https://openalex.org/I4210114193"]}],"countries":["CA","DE"],"is_corresponding":false,"raw_author_name":"Luca M\u00fcller","raw_affiliation_strings":["Department of Cyber-Physical Systems, DFKI GmbH","Faculty 03 Mathematics and Computer Science, University of Bremen"],"affiliations":[{"raw_affiliation_string":"Department of Cyber-Physical Systems, DFKI GmbH","institution_ids":["https://openalex.org/I4210098809"]},{"raw_affiliation_string":"Faculty 03 Mathematics and Computer Science, University of Bremen","institution_ids":["https://openalex.org/I180437899","https://openalex.org/I166433441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022866615","display_name":"Chandan Kumar Jha","orcid":"https://orcid.org/0000-0002-7237-5878"},"institutions":[{"id":"https://openalex.org/I166433441","display_name":"Hochschule Bremen","ror":"https://ror.org/04f7jc139","country_code":"DE","type":"education","lineage":["https://openalex.org/I166433441"]},{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Chandan Kumar Jha","raw_affiliation_strings":["Faculty 03 Mathematics and Computer Science, University of Bremen"],"affiliations":[{"raw_affiliation_string":"Faculty 03 Mathematics and Computer Science, University of Bremen","institution_ids":["https://openalex.org/I180437899","https://openalex.org/I166433441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I166433441","display_name":"Hochschule Bremen","ror":"https://ror.org/04f7jc139","country_code":"DE","type":"education","lineage":["https://openalex.org/I166433441"]},{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]},{"id":"https://openalex.org/I4210098809","display_name":"Cybernet Systems Corporation (Canada)","ror":"https://ror.org/0119z9797","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210098809","https://openalex.org/I4210114193"]}],"countries":["CA","DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["Department of Cyber-Physical Systems, DFKI GmbH","Faculty 03 Mathematics and Computer Science, University of Bremen"],"affiliations":[{"raw_affiliation_string":"Department of Cyber-Physical Systems, DFKI GmbH","institution_ids":["https://openalex.org/I4210098809"]},{"raw_affiliation_string":"Faculty 03 Mathematics and Computer Science, University of Bremen","institution_ids":["https://openalex.org/I180437899","https://openalex.org/I166433441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5047269650"],"corresponding_institution_ids":["https://openalex.org/I166433441","https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30543501,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":"1","first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/circuit-complexity","display_name":"Circuit complexity","score":0.7251999974250793},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.7059000134468079},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.6295999884605408},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5931000113487244},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.579800009727478},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.545199990272522},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.48579999804496765},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4724999964237213},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.43869999051094055},{"id":"https://openalex.org/keywords/treewidth","display_name":"Treewidth","score":0.43369999527931213}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.781499981880188},{"id":"https://openalex.org/C90702460","wikidata":"https://www.wikidata.org/wiki/Q1055112","display_name":"Circuit complexity","level":3,"score":0.7251999974250793},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.7059000134468079},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.6295999884605408},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5931000113487244},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.579800009727478},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.545199990272522},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.48579999804496765},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4724999964237213},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.43869999051094055},{"id":"https://openalex.org/C132569581","wikidata":"https://www.wikidata.org/wiki/Q5067368","display_name":"Treewidth","level":5,"score":0.43369999527931213},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42969998717308044},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.41029998660087585},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3982999920845032},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.3935999870300293},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38929998874664307},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.37470000982284546},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.35199999809265137},{"id":"https://openalex.org/C96563100","wikidata":"https://www.wikidata.org/wiki/Q8037118","display_name":"Worst-case complexity","level":3,"score":0.33739998936653137},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.33059999346733093},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.33000001311302185},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.32120001316070557},{"id":"https://openalex.org/C88230418","wikidata":"https://www.wikidata.org/wiki/Q131476","display_name":"Graph theory","level":2,"score":0.3109000027179718},{"id":"https://openalex.org/C97042676","wikidata":"https://www.wikidata.org/wiki/Q5597097","display_name":"Graph reduction","level":3,"score":0.296099990606308},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2922999858856201},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.2921000123023987},{"id":"https://openalex.org/C2778258933","wikidata":"https://www.wikidata.org/wiki/Q16918986","display_name":"Decomposition method (queueing theory)","level":2,"score":0.29019999504089355},{"id":"https://openalex.org/C42355184","wikidata":"https://www.wikidata.org/wiki/Q1361088","display_name":"Matrix decomposition","level":3,"score":0.28700000047683716},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2825999855995178},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28049999475479126},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.273499995470047},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2547000050544739},{"id":"https://openalex.org/C70501317","wikidata":"https://www.wikidata.org/wiki/Q462095","display_name":"Tree decomposition","level":5,"score":0.25369998812675476},{"id":"https://openalex.org/C90119067","wikidata":"https://www.wikidata.org/wiki/Q43260","display_name":"Polynomial","level":2,"score":0.25189998745918274}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3771280","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3771280","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3771280","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3771280","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W67485690","https://openalex.org/W1906914439","https://openalex.org/W1967028471","https://openalex.org/W1979903718","https://openalex.org/W1991755800","https://openalex.org/W1993328543","https://openalex.org/W2024291212","https://openalex.org/W2056653303","https://openalex.org/W2060407451","https://openalex.org/W2072181151","https://openalex.org/W2080267935","https://openalex.org/W2087617949","https://openalex.org/W2091138122","https://openalex.org/W2097333141","https://openalex.org/W2108016168","https://openalex.org/W2116087731","https://openalex.org/W2116793595","https://openalex.org/W2127420616","https://openalex.org/W2143406303","https://openalex.org/W2155298431","https://openalex.org/W2161455936","https://openalex.org/W2617661790","https://openalex.org/W2793362006","https://openalex.org/W2914414140","https://openalex.org/W3143290261","https://openalex.org/W4229450561","https://openalex.org/W4230546912","https://openalex.org/W4392942391"],"related_works":[],"abstract_inverted_index":{"In":[0,60,83],"the":[1,46,61,88,93,98,107,145,151,165,174,183,189,198,207,213,216,242,252,288],"field":[2,62,94],"of":[3,50,63,95,110,147,169,178,193,202,215,260,270,280,290],"Electronic":[4],"Design":[5],"Automation":[6],"(EDA),":[7],"managing":[8],"circuit":[9,17,36,40,108,129],"complexity":[10,24,41,109,137,166,175,190,199],"is":[11],"a":[12,115,125,226],"crucial":[13,43],"task":[14],"for":[15,27,97,182,206,241],"efficient":[16],"verification,":[18,32],"testing,":[19],"and":[20,35,48,68,101,153,173,197,257,277],"optimization.":[21,37],"Increasing":[22],"design":[23],"presents":[25],"challenges":[26],"tasks":[28],"such":[29],"as":[30,58],"formal":[31],"fault":[33],"detection,":[34],"Therefore,":[38],"reducing":[39,106],"becomes":[42],"in":[44,79,124,128,219],"improving":[45],"efficiency":[47],"scalability":[49,289],"these":[51,234],"tasks.":[52],"These":[53],"circuits":[54,269],"are":[55,71],"typically":[56],"represented":[57],"graphs.":[59],"parameterized":[64],"complexity,":[65],"CutWidth":[66],"(CW)":[67],"TreeWidth":[69],"(TW)":[70],"well-studied":[72],"decomposition":[73,90,117,162,217],"techniques":[74,218,235],"that":[75,119,160,232],"have":[76],"been":[77],"used":[78],"analyzing":[80],"graph":[81],"algorithms.":[82],"this":[84],"paper,":[85],"we":[86,113,132,224],"introduce":[87],"TW":[89,179,203],"technique":[91,118,163],"to":[92,143,211,236,274,284,286],"EDA":[96,222],"first":[99],"time":[100],"demonstrate":[102,212,287],"its":[103],"impact":[104],"on":[105,150,251],"circuits.":[111,156],"Additionally,":[112,186],"present":[114,133],"new":[116,227],"combines":[120],"both":[121],"decompositions,":[122],"resulting":[123],"further":[126],"reduction":[127],"complexity.":[130],"Furthermore,":[131],"experimental":[134,249],"results":[135,158],"comparing":[136],"upper":[138,167,176,191,200,239],"bounds":[139,168,177,192,201],"from":[140],"various":[141,221,271],"decompositions":[142],"highlight":[144],"efficacy":[146],"our":[148,161,291],"approach":[149,231],"ISCAS\u201985":[152,184],"EPFL":[154,208],"benchmark":[155,266],"Our":[157],"show":[159],"outperforms":[164,188],"CW":[170,194],"by":[171,180,195,204],"90.16\u00d7":[172],"9.34\u00d7":[181],"benchmarks.":[185,209],"it":[187],"1986.37\u00d7":[196],"94.13\u00d7":[205],"Finally,":[210],"applicability":[214],"solving":[220],"problems,":[223],"propose":[225],"Formal":[228],"Verification":[229],"(FV)":[230],"leverages":[233],"provide":[237],"an":[238,248],"bound":[240],"verification":[243],"process.":[244],"We":[245],"also":[246],"conduct":[247],"evaluation":[250],"ITC\u201999":[253],",":[254,256],"MCNC\u201991":[255],"VHDL":[258],"Library":[259],"Arithmetic":[261],"Units":[262],"(":[263],"ELAU":[264],")":[265],"circuits,":[267],"adder":[268],"sizes":[272,282],"(up":[273,283],"3072-bit":[275],"width),":[276],"Genmul":[278],"multipliers":[279],"different":[281],"10\u00d710),":[285],"approach.":[292]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}