{"id":"https://openalex.org/W4415104276","doi":"https://doi.org/10.1145/3769005","title":"A High Efficient and Scalable Obstacle-Avoiding VLSI Global Routing Flow","display_name":"A High Efficient and Scalable Obstacle-Avoiding VLSI Global Routing Flow","publication_year":2025,"publication_date":"2025-10-13","ids":{"openalex":"https://openalex.org/W4415104276","doi":"https://doi.org/10.1145/3769005"},"language":"en","primary_location":{"id":"doi:10.1145/3769005","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3769005","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085425751","display_name":"Junhao Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Junhao Guo","raw_affiliation_strings":["School of Integrated Circuits, Sun Yat-Sen University","School of Integrated Circuits, Sun Yat-Sen University, Shenzhen, China"],"raw_orcid":"https://orcid.org/0009-0005-4986-2837","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Sun Yat-Sen University","institution_ids":[]},{"raw_affiliation_string":"School of Integrated Circuits, Sun Yat-Sen University, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111246431","display_name":"Hongxin Kong","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Hongxin Kong","raw_affiliation_strings":["Advanced Micro Devices Inc","Advanced Micro Devices Inc, Round Rock, United States"],"raw_orcid":"https://orcid.org/0009-0008-0970-1432","affiliations":[{"raw_affiliation_string":"Advanced Micro Devices Inc","institution_ids":["https://openalex.org/I1311921367"]},{"raw_affiliation_string":"Advanced Micro Devices Inc, Round Rock, United States","institution_ids":["https://openalex.org/I4210137977","https://openalex.org/I1311921367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056805627","display_name":"Lang Feng","orcid":"https://orcid.org/0000-0001-9943-0550"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lang Feng","raw_affiliation_strings":["School of Integrated Circuits, Sun Yat-Sen University","School of Integrated Circuits, Sun Yat-Sen University, Shenzhen China"],"raw_orcid":"https://orcid.org/0000-0001-9943-0550","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Sun Yat-Sen University","institution_ids":[]},{"raw_affiliation_string":"School of Integrated Circuits, Sun Yat-Sen University, Shenzhen China","institution_ids":["https://openalex.org/I157773358"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085425751"],"corresponding_institution_ids":["https://openalex.org/I157773358"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.3242271,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":"1","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7961999773979187},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7378000020980835},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6991999745368958},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6740999817848206},{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.6304000020027161},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5472999811172485},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.49880000948905945},{"id":"https://openalex.org/keywords/obstacle","display_name":"Obstacle","score":0.4867999851703644}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8628000020980835},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7961999773979187},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7378000020980835},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6991999745368958},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6740999817848206},{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.6304000020027161},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5472999811172485},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5467000007629395},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5077999830245972},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.49880000948905945},{"id":"https://openalex.org/C2776650193","wikidata":"https://www.wikidata.org/wiki/Q264661","display_name":"Obstacle","level":2,"score":0.4867999851703644},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43459999561309814},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37139999866485596},{"id":"https://openalex.org/C2779313249","wikidata":"https://www.wikidata.org/wiki/Q7371615","display_name":"Flow routing","level":2,"score":0.3334999978542328},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.3172000050544739},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29490000009536743},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.2913999855518341},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.2892000079154968},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2831000089645386},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.28189998865127563},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2782999873161316},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.2678999900817871},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.26489999890327454},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.2623000144958496},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.25130000710487366}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3769005","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3769005","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4908541707","display_name":null,"funder_award_id":"92473207 and 62204111","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1979832172","https://openalex.org/W2037342223","https://openalex.org/W2098057323","https://openalex.org/W2117449332","https://openalex.org/W2125831674","https://openalex.org/W2142927985","https://openalex.org/W2160230920","https://openalex.org/W2180570939","https://openalex.org/W2277889593","https://openalex.org/W2802244581","https://openalex.org/W4232963603","https://openalex.org/W4237835609","https://openalex.org/W4246493620","https://openalex.org/W4254609273","https://openalex.org/W4302378000","https://openalex.org/W4386132204"],"related_works":[],"abstract_inverted_index":{"Routing":[0],"is":[1,99],"a":[2,83,164],"crucial":[3],"step":[4],"in":[5,12,19,109,117],"the":[6,44,53,93,110,118,121,145],"VLSI":[7,76],"design":[8,20],"flow.":[9],"With":[10,114],"advancements":[11],"manufacturing":[13],"technology,":[14],"more":[15],"constraints":[16],"have":[17],"emerged":[18],"rules,":[21],"particularly":[22],"regarding":[23],"obstacles":[24,61,108],"during":[25,92],"routing,":[26],"leading":[27],"to":[28,37,43,55,130,140],"increased":[29],"routing":[30,73,127],"complexity.":[31],"Unfortunately,":[32],"many":[33],"global":[34,72],"routers":[35],"struggle":[36],"generate":[38],"efficient":[39,70],"obstacle-free":[40],"solutions":[41],"due":[42],"lack":[45],"of":[46,167],"scalable":[47,101],"obstacle-avoiding":[48,85],"tree":[49,89,94,105],"generation":[50,95],"methods":[51,143],"and":[52,62,102,123,135,155,158,170],"capability":[54],"handle":[56],"modern":[57],"designs":[58,77],"with":[59,78,147],"complex":[60],"nets.":[63],"In":[64],"this":[65],"work,":[66],"we":[67],"propose":[68],"an":[69],"obstacle-aware":[71,124],"flow":[74,81],"for":[75],"obstacles.":[79],"The":[80],"includes":[82],"rule-based":[84],"rectilinear":[86],"Steiner":[87],"minimal":[88],"(OARSMT)":[90],"algorithm":[91,98],"phase.":[96],"This":[97],"both":[100],"fast,":[103],"providing":[104],"topologies":[106],"avoiding":[107],"early":[111],"stage":[112],"globally.":[113],"its":[115],"guidance,":[116],"later":[119],"stages,":[120],"OARSMT-guided":[122],"sparse":[125],"maze":[126],"are":[128],"proposed":[129],"further":[131],"minimize":[132],"obstacle":[133,153],"violations":[134,154],"reduce":[136],"overflow":[137,159],"costs.":[138],"Compared":[139],"previously":[141],"advanced":[142],"on":[144],"benchmark":[146],"obstacles,":[148],"our":[149],"approach":[150],"successfully":[151],"eliminates":[152],"reduces":[156],"wirelength":[157],"cost,":[160],"while":[161],"sacrificing":[162],"only":[163],"limited":[165],"number":[166],"via":[168],"counts":[169],"runtime":[171],"overhead.":[172]},"counts_by_year":[],"updated_date":"2025-11-11T23:18:09.558992","created_date":"2025-10-13T00:00:00"}