{"id":"https://openalex.org/W7126216098","doi":"https://doi.org/10.1145/3767110.3767115","title":"Split Write DRAM: Reducing DRAM Access Latency by Mitigating Read-Write Interference","display_name":"Split Write DRAM: Reducing DRAM Access Latency by Mitigating Read-Write Interference","publication_year":2025,"publication_date":"2025-10-06","ids":{"openalex":"https://openalex.org/W7126216098","doi":"https://doi.org/10.1145/3767110.3767115"},"language":null,"primary_location":{"id":"doi:10.1145/3767110.3767115","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3767110.3767115","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1145/3767110.3767115","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5124431605","display_name":"K Chitra","orcid":null},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]},{"id":"https://openalex.org/I4210089896","display_name":"Indian Institute of Information Technology Guwahati","ror":"https://ror.org/00bb9ch64","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210089896"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K Chitra","raw_affiliation_strings":["Computer Science & Engineering, Indian Institute of Technology Guwahati, Guwahati, India"],"raw_orcid":"https://orcid.org/0009-0002-0262-4928","affiliations":[{"raw_affiliation_string":"Computer Science & Engineering, Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060","https://openalex.org/I4210089896"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068756243","display_name":"Aryabartta Sahu","orcid":"https://orcid.org/0000-0002-5453-5022"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]},{"id":"https://openalex.org/I4210089896","display_name":"Indian Institute of Information Technology Guwahati","ror":"https://ror.org/00bb9ch64","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210089896"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aryabartta Sahu","raw_affiliation_strings":["Computer Science & Engineering, Indian Institute of Technology Guwahati, Guwahati, India"],"raw_orcid":"https://orcid.org/0000-0002-5453-5022","affiliations":[{"raw_affiliation_string":"Computer Science & Engineering, Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060","https://openalex.org/I4210089896"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124417637","display_name":"Arjun Dey","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153414","display_name":"Nutanix (United States)","ror":"https://ror.org/04tz2xx73","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153414"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arjun Dey","raw_affiliation_strings":["Nutanix Inc., Bengaluru, India"],"raw_orcid":"https://orcid.org/0009-0001-8122-8685","affiliations":[{"raw_affiliation_string":"Nutanix Inc., Bengaluru, India","institution_ids":["https://openalex.org/I4210153414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017414503","display_name":"M. Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Minesh Patel","raw_affiliation_strings":["Rutgers University, New Brunswick, NJ, USA"],"raw_orcid":"https://orcid.org/0000-0002-7725-4792","affiliations":[{"raw_affiliation_string":"Rutgers University, New Brunswick, NJ, USA","institution_ids":["https://openalex.org/I102322142"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.68754448,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"99","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.7639999985694885,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.7639999985694885,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.08470000326633453,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0364999994635582,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7473999857902527},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.65420001745224},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.597000002861023},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5468999743461609},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5224999785423279},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.41269999742507935}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7505000233650208},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7473999857902527},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.65420001745224},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.597000002861023},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5468999743461609},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5224999785423279},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46129998564720154},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.41269999742507935},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3952000141143799},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3790999948978424},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36480000615119934},{"id":"https://openalex.org/C176553487","wikidata":"https://www.wikidata.org/wiki/Q7855819","display_name":"Turnaround time","level":2,"score":0.33230000734329224},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3314000070095062},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.3301999866962433},{"id":"https://openalex.org/C32022120","wikidata":"https://www.wikidata.org/wiki/Q797225","display_name":"Interference (communication)","level":3,"score":0.3172999918460846},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.30000001192092896},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.27000001072883606}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3767110.3767115","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3767110.3767115","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3767110.3767115","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3767110.3767115","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1963568716","https://openalex.org/W2020165975","https://openalex.org/W2092890211","https://openalex.org/W2115172404","https://openalex.org/W2186359646","https://openalex.org/W2955563193","https://openalex.org/W3101416431","https://openalex.org/W3149240599","https://openalex.org/W4388757726"],"related_works":[],"abstract_inverted_index":{"Modern":[0],"memory":[1,48],"controllers":[2],"use":[3],"a":[4,14,40,52],"write":[5,11,26],"queue":[6,27],"to":[7,18,50],"optimistically":[8],"defer":[9],"DRAM":[10],"operations":[12,38],"until":[13],"rank":[15],"is":[16],"idle":[17,32],"avoid":[19],"disrupting":[20],"latency-critical":[21],"reads.":[22],"Unfortunately,":[23],"when":[24],"the":[25,47,58],"reaches":[28],"capacity":[29],"without":[30],"adequate":[31],"time":[33],"available,":[34],"all":[35],"pending":[36],"read":[37],"suffer":[39],"severe":[41],"performance":[42],"penalty":[43],"while":[44],"waiting":[45],"for":[46],"controller":[49],"perform":[51],"mandatory":[53],"bus":[54],"turnaround":[55],"and":[56],"drain":[57],"outstanding":[59],"writes.":[60]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-02-01T00:00:00"}