{"id":"https://openalex.org/W4414688328","doi":"https://doi.org/10.1145/3766882.3767178","title":"Easing the path to deployment in ML4Sys through FPGAs","display_name":"Easing the path to deployment in ML4Sys through FPGAs","publication_year":2025,"publication_date":"2025-10-01","ids":{"openalex":"https://openalex.org/W4414688328","doi":"https://doi.org/10.1145/3766882.3767178"},"language":"en","primary_location":{"id":"doi:10.1145/3766882.3767178","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3766882.3767178","pdf_url":null,"source":null,"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th Workshop on Practical Adoption Challenges of ML for Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3766882.3767178","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035659790","display_name":"Maximilian Jakob Heer","orcid":"https://orcid.org/0009-0000-9231-0089"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Maximilian Jakob Heer","raw_affiliation_strings":["Systems Group, ETH Zurich, Zurich, Switzerland"],"raw_orcid":"https://orcid.org/0009-0000-9231-0089","affiliations":[{"raw_affiliation_string":"Systems Group, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092631473","display_name":"Benjamin Ramhorst","orcid":"https://orcid.org/0000-0002-0026-1281"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Benjamin Ramhorst","raw_affiliation_strings":["Systems Group, ETH Zurich, Zurich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-0026-1281","affiliations":[{"raw_affiliation_string":"Systems Group, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103144919","display_name":"Gustavo Alonso","orcid":"https://orcid.org/0000-0002-4396-6695"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Gustavo Alonso","raw_affiliation_strings":["Systems Group, ETH Zurich, Zurich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-4396-6695","affiliations":[{"raw_affiliation_string":"Systems Group, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5035659790"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30251937,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"56","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.733299970626831},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6460000276565552},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5489000082015991},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5432999730110168},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4699999988079071},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.3831999897956848},{"id":"https://openalex.org/keywords/system-integration","display_name":"System integration","score":0.35030001401901245},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.3495999872684479}],"concepts":[{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.733299970626831},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7149999737739563},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6460000276565552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5745999813079834},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5489000082015991},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5432999730110168},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4699999988079071},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45100000500679016},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.3831999897956848},{"id":"https://openalex.org/C19527686","wikidata":"https://www.wikidata.org/wiki/Q1665453","display_name":"System integration","level":2,"score":0.35030001401901245},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.3495999872684479},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.3407999873161316},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.33329999446868896},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3319999873638153},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.323199987411499},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.3224000036716461},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.31459999084472656},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.301800012588501},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.2879999876022339},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.28630000352859497},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.27379998564720154},{"id":"https://openalex.org/C81293917","wikidata":"https://www.wikidata.org/wiki/Q4189534","display_name":"System deployment","level":3,"score":0.27230000495910645},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.263700008392334}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3766882.3767178","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3766882.3767178","pdf_url":null,"source":null,"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th Workshop on Practical Adoption Challenges of ML for Systems","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3766882.3767178","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3766882.3767178","pdf_url":null,"source":null,"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th Workshop on Practical Adoption Challenges of ML for Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1541729506","https://openalex.org/W1968331080","https://openalex.org/W2005838647","https://openalex.org/W2032074467","https://openalex.org/W2036003010","https://openalex.org/W2148310801","https://openalex.org/W2164348333","https://openalex.org/W2565125333","https://openalex.org/W2761003783","https://openalex.org/W2792955298","https://openalex.org/W2798084934","https://openalex.org/W2803652029","https://openalex.org/W2897477705","https://openalex.org/W2901623887","https://openalex.org/W2949869837","https://openalex.org/W2966607269","https://openalex.org/W2995892091","https://openalex.org/W3011083606","https://openalex.org/W3030932237","https://openalex.org/W3043280294","https://openalex.org/W3044837714","https://openalex.org/W3046439596","https://openalex.org/W3092340644","https://openalex.org/W3101493857","https://openalex.org/W3119962849","https://openalex.org/W3127399923","https://openalex.org/W3144454280","https://openalex.org/W3162298623","https://openalex.org/W3169517138","https://openalex.org/W3175548485","https://openalex.org/W3175799302","https://openalex.org/W3177366646","https://openalex.org/W4210258659","https://openalex.org/W4210604423","https://openalex.org/W4226237846","https://openalex.org/W4229005624","https://openalex.org/W4283771693","https://openalex.org/W4285414020","https://openalex.org/W4383749796","https://openalex.org/W4392864847","https://openalex.org/W4409060765","https://openalex.org/W4411144025","https://openalex.org/W4414736081"],"related_works":[],"abstract_inverted_index":{"Machine":[0],"Learning":[1],"(ML)":[2],"techniques":[3],"are":[4,61],"increasingly":[5],"applied":[6],"to":[7],"optimize":[8],"computer":[9,79,149],"systems,":[10],"but":[11],"their":[12],"integration":[13],"into":[14],"core":[15],"low-level":[16],"system":[17,105,117,144],"mechanisms":[18],"remains":[19],"limited.":[20],"A":[21],"key":[22,63,104],"barrier":[23],"is":[24],"the":[25,33,101],"lack":[26],"of":[27,72,96,103,132],"accessible,":[28],"high":[29],"performance":[30],"interfaces":[31,102],"at":[32,45,100],"boundary":[34],"between":[35],"software":[36],"and":[37,84,94,125,151],"hardware":[38],"as":[39,41,120,139],"well":[40],"hardware-offloaded":[42],"ML":[43,86,97],"inference":[44,90],"full":[46],"systems":[47,80,150],"speed.":[48],"In":[49],"this":[50,67],"position":[51],"paper,":[52],"we":[53],"argue":[54],"that":[55],"Field":[56],"Programmable":[57],"Gate":[58],"Arrays":[59],"(FPGAs)":[60],"a":[62,130,133,140],"enabler":[64],"for":[65,88,110,143],"closing":[66],"very":[68],"gap.":[69],"The":[70],"combination":[71],"mature":[73],"FPGA":[74],"shells,":[75],"which":[76],"represent":[77],"full-fledged":[78],"on":[81],"reconfigurable":[82],"fabric,":[83],"modern":[85],"compilers":[87],"hardware-accelerated":[89],"enables":[91],"rapid":[92],"prototyping":[93],"deployment":[95],"models":[98],"directly":[99],"mechanisms.":[106],"This":[107],"approach":[108],"allows":[109],"low":[111],"latency,":[112],"real-time":[113],"decision":[114],"making":[115],"in":[116,146],"components":[118],"such":[119],"memory":[121],"management,":[122],"scheduling":[123],"logic,":[124],"network":[126],"control.":[127],"We":[128],"outline":[129],"vision":[131],"fully":[134],"ML-optimized":[135],"FPGA-based":[136],"system,":[137],"serving":[138],"research":[141],"platform":[142],"optimization":[145],"both":[147],"classic":[148],"next-generation":[152],"accelerators.":[153]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}