{"id":"https://openalex.org/W4414688177","doi":"https://doi.org/10.1145/3764862.3768175","title":"Towards Memory Specialization: A Case for Long-Term and Short-Term RAM","display_name":"Towards Memory Specialization: A Case for Long-Term and Short-Term RAM","publication_year":2025,"publication_date":"2025-10-01","ids":{"openalex":"https://openalex.org/W4414688177","doi":"https://doi.org/10.1145/3764862.3768175"},"language":"en","primary_location":{"id":"doi:10.1145/3764862.3768175","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3764862.3768175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd Workshop on Disruptive Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050409794","display_name":"Peijing Li","orcid":"https://orcid.org/0000-0001-8517-6109"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peijing Li","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-8517-6109","affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011298605","display_name":"Muhammad Shahir Rahman","orcid":"https://orcid.org/0009-0006-5723-9997"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad Shahir Abdurrahman","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"raw_orcid":"https://orcid.org/0009-0006-5723-9997","affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067915897","display_name":"Rachel Cleaveland","orcid":"https://orcid.org/0000-0002-6306-9502"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rachel Cleaveland","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-6306-9502","affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035654161","display_name":"Sergey Legtchenko","orcid":"https://orcid.org/0009-0001-5596-8962"},"institutions":[{"id":"https://openalex.org/I4210164937","display_name":"Microsoft Research (United Kingdom)","ror":"https://ror.org/05k87vq12","country_code":"GB","type":"company","lineage":["https://openalex.org/I1290206253","https://openalex.org/I4210164937"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sergey Legtchenko","raw_affiliation_strings":["Microsoft Research, Cambridge, England"],"raw_orcid":"https://orcid.org/0009-0001-5596-8962","affiliations":[{"raw_affiliation_string":"Microsoft Research, Cambridge, England","institution_ids":["https://openalex.org/I4210164937"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060306684","display_name":"Philip Levis","orcid":"https://orcid.org/0000-0003-2934-2701"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Philip Levis","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-2934-2701","affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034240273","display_name":"Ioan Stefanovici","orcid":"https://orcid.org/0009-0006-2347-2715"},"institutions":[{"id":"https://openalex.org/I4210164937","display_name":"Microsoft Research (United Kingdom)","ror":"https://ror.org/05k87vq12","country_code":"GB","type":"company","lineage":["https://openalex.org/I1290206253","https://openalex.org/I4210164937"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ioan Stefanovici","raw_affiliation_strings":["Microsoft Research, Cambridge, England"],"raw_orcid":"https://orcid.org/0009-0006-2347-2715","affiliations":[{"raw_affiliation_string":"Microsoft Research, Cambridge, England","institution_ids":["https://openalex.org/I4210164937"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005762501","display_name":"Thierry Tambe","orcid":"https://orcid.org/0000-0002-6411-9620"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thierry Tambe","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-6411-9620","affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072835559","display_name":"David L. Tennenhouse","orcid":"https://orcid.org/0000-0002-3785-059X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"David Tennenhouse","raw_affiliation_strings":["USA"],"raw_orcid":"https://orcid.org/0000-0002-3785-059X","affiliations":[{"raw_affiliation_string":"USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070082070","display_name":"Caroline Trippel","orcid":"https://orcid.org/0000-0002-5776-1121"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Caroline Trippel","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-5776-1121","affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059975258","display_name":"H.\u2010S. Philip Wong","orcid":"https://orcid.org/0000-0002-0096-1472"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H.-S. Philip Wong","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-0096-1472","affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":10,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25500763,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6420000195503235},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6065999865531921},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6053000092506409},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5898000001907349},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5637000203132629},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5084999799728394},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4952000081539154},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4887000024318695},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.47679999470710754},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.47290000319480896}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7476999759674072},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6420000195503235},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6065999865531921},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6053000092506409},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5898000001907349},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5637000203132629},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5084999799728394},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4952000081539154},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4887000024318695},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.47679999470710754},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.47290000319480896},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4652999937534332},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.45410001277923584},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4244000017642975},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4066999852657318},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.39239999651908875},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3813000023365021},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.3808000087738037},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.37610000371932983},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.3425000011920929},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.3303999900817871},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.3296000063419342},{"id":"https://openalex.org/C119907115","wikidata":"https://www.wikidata.org/wiki/Q6815725","display_name":"Memory errors","level":3,"score":0.32109999656677246},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.30880001187324524},{"id":"https://openalex.org/C2776321774","wikidata":"https://www.wikidata.org/wiki/Q891131","display_name":"Read-write memory","level":3,"score":0.30660000443458557},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.3001999855041504},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.28360000252723694},{"id":"https://openalex.org/C2985957978","wikidata":"https://www.wikidata.org/wiki/Q492","display_name":"Human memory","level":3,"score":0.2825999855995178},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2750000059604645},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27390000224113464},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.27140000462532043},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.26809999346733093},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.2662999927997589},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.2551000118255615}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3764862.3768175","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3764862.3768175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd Workshop on Disruptive Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W1996247052","https://openalex.org/W2013028205","https://openalex.org/W2028181301","https://openalex.org/W2054391605","https://openalex.org/W2084110734","https://openalex.org/W2101114896","https://openalex.org/W2284351912","https://openalex.org/W2625260175","https://openalex.org/W2626811727","https://openalex.org/W2884343737","https://openalex.org/W2904066776","https://openalex.org/W2933229475","https://openalex.org/W2990957324","https://openalex.org/W2997323435","https://openalex.org/W3002638775","https://openalex.org/W3005219031","https://openalex.org/W3033898041","https://openalex.org/W3039427525","https://openalex.org/W3185925587","https://openalex.org/W3206341493","https://openalex.org/W4220972538","https://openalex.org/W4280557507","https://openalex.org/W4285717907","https://openalex.org/W4288375488","https://openalex.org/W4289827788","https://openalex.org/W4292476217","https://openalex.org/W4294309032","https://openalex.org/W4300973170","https://openalex.org/W4385192512","https://openalex.org/W4387321115","https://openalex.org/W4387321556","https://openalex.org/W4389476197","https://openalex.org/W4390747940","https://openalex.org/W4393405473","https://openalex.org/W4393406849","https://openalex.org/W4394896788","https://openalex.org/W4401211711","https://openalex.org/W4402743916","https://openalex.org/W4404134243","https://openalex.org/W4404400737","https://openalex.org/W4406094561","https://openalex.org/W4408870153","https://openalex.org/W4409943598","https://openalex.org/W4410295124","https://openalex.org/W4411092022","https://openalex.org/W6965317220","https://openalex.org/W6966801275"],"related_works":[],"abstract_inverted_index":{"Both":[0],"SRAM":[1],"and":[2,55],"DRAM":[3,54],"have":[4],"stopped":[5],"scaling:":[6],"there":[7],"is":[8],"no":[9],"technical":[10],"roadmap":[11],"to":[12],"reduce":[13],"their":[14],"cost":[15],"(per":[16],"byte/GB).":[17],"As":[18],"a":[19,30],"result,":[20],"memory":[21,36,40,60,67],"now":[22],"dominates":[23],"system":[24],"cost.":[25],"This":[26],"paper":[27],"argues":[28],"for":[29],"paradigm":[31],"shift":[32],"from":[33],"today's":[34],"simple":[35],"hierarchy":[37],"toward":[38],"specialized":[39],"architectures":[41],"that":[42],"exploit":[43],"application-specific":[44],"access":[45],"patterns.":[46],"Rather":[47],"than":[48],"relying":[49],"solely":[50],"on":[51],"traditional":[52],"off-chip":[53],"on-chip":[56],"SRAM,":[57],"we":[58],"envisage":[59],"systems":[61],"equipped":[62],"with":[63],"additional":[64],"types":[65],"of":[66],"whose":[68],"performance":[69],"trade-offs":[70],"benefit":[71],"workloads":[72],"through":[73],"non-hierarchical":[74],"optimization.":[75]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}