{"id":"https://openalex.org/W4414688330","doi":"https://doi.org/10.1145/3764860.3768335","title":"High-Fidelity Specification of Real-World Devices","display_name":"High-Fidelity Specification of Real-World Devices","publication_year":2025,"publication_date":"2025-10-01","ids":{"openalex":"https://openalex.org/W4414688330","doi":"https://doi.org/10.1145/3764860.3768335"},"language":"en","primary_location":{"id":"doi:10.1145/3764860.3768335","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3764860.3768335","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 13th Workshop on Programming Languages and Operating Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3764860.3768335","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5119790807","display_name":"Liam Murphy","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Liam Murphy","raw_affiliation_strings":["UNSW Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"UNSW Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119790808","display_name":"Albert Rizaldi","orcid":null},"institutions":[{"id":"https://openalex.org/I2802699871","display_name":"Plan International","ror":"https://ror.org/01427p774","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I2802699871"]},{"id":"https://openalex.org/I4210165918","display_name":"Plansee (Germany)","ror":"https://ror.org/057vybt25","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210127885","https://openalex.org/I4210165918"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Albert Rizaldi","raw_affiliation_strings":["PlanV GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"PlanV GmbH, Germany","institution_ids":["https://openalex.org/I2802699871","https://openalex.org/I4210165918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119790809","display_name":"Lesley Rossouw","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Lesley Rossouw","raw_affiliation_strings":["UNSW Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"UNSW Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110075826","display_name":"Claude George","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen George","raw_affiliation_strings":["University of Wisconsin - Madison, U.S.A"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin - Madison, U.S.A","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119790810","display_name":"James Treloar","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"James Treloar","raw_affiliation_strings":["UNSW Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"UNSW Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053148078","display_name":"Hammond Pearce","orcid":"https://orcid.org/0000-0002-3488-7004"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Hammond Pearce","raw_affiliation_strings":["UNSW Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"UNSW Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071339985","display_name":"Miki Tanaka","orcid":"https://orcid.org/0009-0003-0739-1876"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Miki Tanaka","raw_affiliation_strings":["UNSW Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"UNSW Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025750562","display_name":"Gernot Heiser","orcid":"https://orcid.org/0000-0002-7069-0831"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Gernot Heiser","raw_affiliation_strings":["UNSW Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"UNSW Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5119790807"],"corresponding_institution_ids":["https://openalex.org/I31746571"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.29413606,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"60","last_page":"67"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7174999713897705},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.5666999816894531},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5080000162124634},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.47099998593330383},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4440000057220459},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.3882000148296356},{"id":"https://openalex.org/keywords/system-requirements-specification","display_name":"System requirements specification","score":0.37630000710487366},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.34689998626708984}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7357000112533569},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7174999713897705},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.5666999816894531},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5080000162124634},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5074999928474426},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.47099998593330383},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4440000057220459},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.39259999990463257},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.3882000148296356},{"id":"https://openalex.org/C84651959","wikidata":"https://www.wikidata.org/wiki/Q17052506","display_name":"System requirements specification","level":2,"score":0.37630000710487366},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3684999942779541},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.34689998626708984},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.34439998865127563},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.31299999356269836},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.2897999882698059},{"id":"https://openalex.org/C102780508","wikidata":"https://www.wikidata.org/wiki/Q1761598","display_name":"Software requirements specification","level":5,"score":0.2797999978065491},{"id":"https://openalex.org/C201677973","wikidata":"https://www.wikidata.org/wiki/Q1209840","display_name":"Specification language","level":2,"score":0.275299996137619},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2587999999523163},{"id":"https://openalex.org/C57371142","wikidata":"https://www.wikidata.org/wiki/Q16914225","display_name":"Functional specification","level":5,"score":0.2574999928474426},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.25360000133514404},{"id":"https://openalex.org/C90069079","wikidata":"https://www.wikidata.org/wiki/Q1805432","display_name":"Language Of Temporal Ordering Specification","level":3,"score":0.2524000108242035}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3764860.3768335","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3764860.3768335","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 13th Workshop on Programming Languages and Operating Systems","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3764860.3768335","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3764860.3768335","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 13th Workshop on Programming Languages and Operating Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1943070836","https://openalex.org/W2953840721","https://openalex.org/W3175981353","https://openalex.org/W4382119943","https://openalex.org/W4387647208","https://openalex.org/W4404400662"],"related_works":[],"abstract_inverted_index":{"Device":[0],"driver":[1,24],"bugs":[2],"are":[3],"the":[4,11,30,45,48,51,75],"leading":[5,21],"cause":[6,22],"of":[7,13,16,23,37,47,72],"operating-system":[8],"exploits,":[9],"and":[10,43],"lack":[12],"accurate":[14],"specifications":[15,36,66],"device":[17],"interfaces":[18],"is":[19],"a":[20],"bugs.":[25],"We":[26,53],"propose":[27],"to":[28,60],"address":[29],"specification":[31,49],"issue":[32],"by":[33,57],"deriving":[34],"formal":[35],"devices":[38],"from":[39],"their":[40],"Verilog":[41],"implementation,":[42],"prove":[44],"correctness":[46],"against":[50],"implementation.":[52],"demonstrate":[54],"this":[55],"approach":[56],"applying":[58],"it":[59],"an":[61],"open-source":[62],"I2C":[63],"controller.":[64],"These":[65],"should":[67],"enable":[68],"synthesis":[69],"or":[70],"verification":[71],"drivers":[73],"in":[74],"future.":[76]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}