{"id":"https://openalex.org/W4417243418","doi":"https://doi.org/10.1145/3760250.3762233","title":"Sequential Specifications for Precise Hardware Exceptions","display_name":"Sequential Specifications for Precise Hardware Exceptions","publication_year":2025,"publication_date":"2025-12-11","ids":{"openalex":"https://openalex.org/W4417243418","doi":"https://doi.org/10.1145/3760250.3762233"},"language":null,"primary_location":{"id":"doi:10.1145/3760250.3762233","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3760250.3762233","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3760250.3762233","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 1","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3760250.3762233","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061684228","display_name":"Yulun Yao","orcid":"https://orcid.org/0000-0002-6549-3817"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yulun Yao","raw_affiliation_strings":["Cornell University, Ithaca, NY, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013955474","display_name":"Drew Zagieboylo","orcid":"https://orcid.org/0000-0001-6847-6599"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Drew Zagieboylo","raw_affiliation_strings":["NVIDIA, Westford, MA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA, Westford, MA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101697549","display_name":"Andrew C. Myers","orcid":"https://orcid.org/0000-0001-5819-7588"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew C. Myers","raw_affiliation_strings":["Cornell University, Ithaca, NY, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024329178","display_name":"G. Edward Suh","orcid":"https://orcid.org/0000-0001-6409-9888"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Edward Suh","raw_affiliation_strings":["Cornell University, Ithaca, NY, USA and NVIDIA, Westford, MA, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY, USA and NVIDIA, Westford, MA, USA","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5061684228"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.45668291,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"234","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6589000225067139,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6589000225067139,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.1429000049829483,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.09239999949932098,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6995000243186951},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5849999785423279},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5471000075340271},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5166000127792358},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.5005000233650208},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.35359999537467957},{"id":"https://openalex.org/keywords/execution-model","display_name":"Execution model","score":0.3183000087738037}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8255000114440918},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6995000243186951},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5849999785423279},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5471000075340271},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5166000127792358},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5027999877929688},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.5005000233650208},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.35359999537467957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.337799996137619},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33709999918937683},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.3183000087738037},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.3181000053882599},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3068999946117401},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3001999855041504},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.29750001430511475},{"id":"https://openalex.org/C145428669","wikidata":"https://www.wikidata.org/wiki/Q471748","display_name":"Exception handling","level":2,"score":0.29339998960494995},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.29010000824928284},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.2782999873161316},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.27799999713897705},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2574000060558319}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3760250.3762233","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3760250.3762233","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3760250.3762233","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 1","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3760250.3762233","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3760250.3762233","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3760250.3762233","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 1","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4417243418.pdf"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1480909796","https://openalex.org/W2054739713","https://openalex.org/W2074909991","https://openalex.org/W2103405122","https://openalex.org/W2120000030","https://openalex.org/W2166029537","https://openalex.org/W2295593493","https://openalex.org/W3029114445","https://openalex.org/W3091672208","https://openalex.org/W4249382013","https://openalex.org/W4380881120","https://openalex.org/W4390692159"],"related_works":[],"abstract_inverted_index":{"Modern":[0],"processors":[1],"are":[2],"difficult":[3],"to":[4,24,74,87,105],"implement":[5],"because":[6],"pipelining":[7],"makes":[8,38,71],"them":[9,76],"inherently":[10,65],"parallel.":[11],"A":[12],"promising":[13],"new":[14],"approach,":[15],"demonstrated":[16],"in":[17],"the":[18,84,125,159,162],"PDL":[19,104],"hardware":[20,58,107],"description":[21],"language,":[22],"is":[23],"compile":[25],"a":[26,77,120],"high-level":[27,36,121],"sequential":[28,78],"specification":[29],"into":[30],"an":[31],"efficient":[32],"pipelined":[33],"implementation.":[34],"This":[35],"approach":[37,49],"design-space":[39],"exploration":[40],"and":[41,62,149,154,156],"reasoning":[42],"easier.":[43],"However,":[44],"previous":[45],"work":[46],"on":[47,144],"this":[48,97,110],"does":[50],"not":[51],"support":[52,106],"features":[53,70],"needed":[54],"for":[55,113],"operating":[56],"systems:":[57],"exceptions":[59,115,140],"like":[60],"traps":[61],"interrupts.":[63],"The":[64],"non-sequential":[66],"nature":[67],"of":[68,128,165],"these":[69],"it":[72],"challenging":[73],"give":[75],"specification.":[79],"They":[80],"often":[81],"require":[82],"flushing":[83],"pipeline,":[85],"writing":[86],"control":[88],"state":[89],"registers":[90],"(CSRs),":[91],"or":[92],"resetting":[93],"pipeline":[94],"state.":[95],"In":[96],"work,":[98],"we":[99,134],"develop":[100],"XPDL,":[101],"which":[102],"extends":[103],"exceptions.":[108],"With":[109],"extension,":[111],"logic":[112],"precise":[114],"can":[116],"be":[117],"synthesized":[118],"from":[119],"specification,":[122],"while":[123],"maintaining":[124],"appealing":[126],"properties":[127],"PDL.":[129,166],"Using":[130],"RISC-V":[131],"processor":[132],"designs,":[133],"demonstrate":[135],"that":[136,158],"XPDL":[137],"flexibly":[138],"supports":[139],"with":[141],"no":[142],"impact":[143],"CPI":[145],"(Cycles":[146],"per":[147],"Instructions),":[148],"minor":[150],"overhead":[151],"over":[152],"frequency":[153],"area,":[155],"argue":[157],"implementation":[160],"preserves":[161],"one-instruction-at-a-time":[163],"semantics":[164]},"counts_by_year":[],"updated_date":"2026-03-11T14:59:36.786465","created_date":"2025-12-11T00:00:00"}