{"id":"https://openalex.org/W4412922854","doi":"https://doi.org/10.1145/3750730","title":"Technology/System Co-Optimization for FPGA Using Emerging Reconfigurable Logic Device","display_name":"Technology/System Co-Optimization for FPGA Using Emerging Reconfigurable Logic Device","publication_year":2025,"publication_date":"2025-07-25","ids":{"openalex":"https://openalex.org/W4412922854","doi":"https://doi.org/10.1145/3750730"},"language":"en","primary_location":{"id":"doi:10.1145/3750730","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3750730","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1145/3750730","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110516350","display_name":"Lu Sheng","orcid":"https://orcid.org/0009-0001-2570-0690"},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sheng Lu","raw_affiliation_strings":["Department of Electrical Engineering, The University of Texas at Arlington, Arlington, Texas, USA"],"raw_orcid":"https://orcid.org/0009-0001-2570-0690","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, The University of Texas at Arlington, Arlington, Texas, USA","institution_ids":["https://openalex.org/I189196454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078118944","display_name":"Liuting Shang","orcid":"https://orcid.org/0000-0001-8149-8696"},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Liuting Shang","raw_affiliation_strings":["Department of Electrical Engineering, The University of Texas at Arlington, Arlington, Texas, USA"],"raw_orcid":"https://orcid.org/0000-0001-8149-8696","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, The University of Texas at Arlington, Arlington, Texas, USA","institution_ids":["https://openalex.org/I189196454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085598142","display_name":"Sungyong Jung","orcid":"https://orcid.org/0000-0002-0749-0394"},"institutions":[{"id":"https://openalex.org/I177156846","display_name":"South Dakota State University","ror":"https://ror.org/015jmes13","country_code":"US","type":"education","lineage":["https://openalex.org/I177156846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sungyong Jung","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, South Dakota State University, Brookings, South Dakota, USA"],"raw_orcid":"https://orcid.org/0000-0002-0749-0394","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, South Dakota State University, Brookings, South Dakota, USA","institution_ids":["https://openalex.org/I177156846"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100341419","display_name":"Yichen Zhang","orcid":"https://orcid.org/0000-0002-6925-0775"},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yichen Zhang","raw_affiliation_strings":["Department of Electrical Engineering, The University of Texas at Arlington, Arlington, Texas, USA"],"raw_orcid":"https://orcid.org/0000-0002-6925-0775","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, The University of Texas at Arlington, Arlington, Texas, USA","institution_ids":["https://openalex.org/I189196454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052175115","display_name":"Qilian Liang","orcid":"https://orcid.org/0000-0002-3630-8010"},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qilian Liang","raw_affiliation_strings":["Department of Electrical Engineering, The University of Texas at Arlington, Arlington, Texas, USA"],"raw_orcid":"https://orcid.org/0000-0002-3630-8010","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, The University of Texas at Arlington, Arlington, Texas, USA","institution_ids":["https://openalex.org/I189196454"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064738995","display_name":"Chenyun Pan","orcid":"https://orcid.org/0000-0001-9161-1728"},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenyun Pan","raw_affiliation_strings":["Department of Electrical Engineering, The University of Texas at Arlington, Arlington, Texas, USA"],"raw_orcid":"https://orcid.org/0000-0001-9161-1728","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, The University of Texas at Arlington, Arlington, Texas, USA","institution_ids":["https://openalex.org/I189196454"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5110516350"],"corresponding_institution_ids":["https://openalex.org/I189196454"],"apc_list":null,"apc_paid":null,"fwci":0.5782,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.70310288,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"21","issue":"3","first_page":"1","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7933380603790283},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5786334872245789},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5643585324287415},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5081148147583008},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.45307326316833496},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.416763037443161},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3570745587348938}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7933380603790283},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5786334872245789},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5643585324287415},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5081148147583008},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.45307326316833496},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.416763037443161},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3570745587348938}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3750730","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3750730","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3750730","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3750730","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1483713538","https://openalex.org/W1986556446","https://openalex.org/W2028407134","https://openalex.org/W2037498929","https://openalex.org/W2045726766","https://openalex.org/W2049680720","https://openalex.org/W2112562688","https://openalex.org/W2115207596","https://openalex.org/W2152446494","https://openalex.org/W2157890680","https://openalex.org/W2166127884","https://openalex.org/W2168493238","https://openalex.org/W2322754293","https://openalex.org/W2346205343","https://openalex.org/W2560332530","https://openalex.org/W2563335932","https://openalex.org/W2573137292","https://openalex.org/W2625613790","https://openalex.org/W2906461206","https://openalex.org/W2906629987","https://openalex.org/W3008386775","https://openalex.org/W3024449993","https://openalex.org/W3033033241","https://openalex.org/W3107352808","https://openalex.org/W3119421468","https://openalex.org/W3141828715","https://openalex.org/W3166559827","https://openalex.org/W3176821810","https://openalex.org/W4280515648","https://openalex.org/W4299617642","https://openalex.org/W4310699589","https://openalex.org/W4312696780","https://openalex.org/W4376623336","https://openalex.org/W4393034895","https://openalex.org/W4405644157","https://openalex.org/W6631410163"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W2014165129","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W1967938402","https://openalex.org/W2386041993"],"abstract_inverted_index":{"Reconfigurable":[0],"devices":[1],"are":[2],"gaining":[3],"increasing":[4],"attention":[5],"as":[6],"a":[7,23,81],"viable":[8],"alternative":[9],"and":[10,54,67,85,97,115,123],"supplementary":[11],"solution":[12],"to":[13,44,69,88,113,129],"the":[14,32,39,46,61,73,91,109,130],"traditional":[15,131],"CMOS":[16,132],"technology.":[17],"In":[18,77],"this":[19],"article,":[20],"we":[21,79],"develop":[22,80],"more":[24],"efficient":[25],"field-programmable":[26],"gate":[27],"array":[28],"(FPGA)":[29],"based":[30],"on":[31],"reconfigurable":[33],"field-effective":[34],"transistor":[35],"(RFET).":[36],"We":[37],"use":[38],"multi-gate":[40],"characteristics":[41],"of":[42,49,60,72,103],"RFET":[43],"redesign":[45],"key":[47],"components":[48],"FPGAs,":[50],"namely":[51],"SRAM-controlled":[52],"multiplexer":[53],"look-up":[55],"tables.":[56],"The":[57],"compact":[58],"structure":[59],"proposed":[62],"design":[63,92,99],"requires":[64],"fewer":[65],"transistors":[66],"leads":[68],"reduced":[70],"delay":[71,122],"overall":[74],"FPGA":[75],"system.":[76],"addition,":[78],"comprehensive":[82],"technology/system":[83],"co-design":[84],"co-optimization":[86],"framework":[87],"thoroughly":[89],"investigate":[90],"space,":[93],"including":[94],"various":[95],"device-":[96],"system-level":[98],"parameters.":[100],"A":[101],"series":[102],"benchmark":[104],"tests":[105],"show":[106],"that":[107],"under":[108],"optimal":[110],"design,":[111],"up":[112],"32%":[114],"13%":[116],"reduction":[117],"can":[118],"be":[119],"achieved":[120],"in":[121],"energy-delay":[124],"product":[125],"(EDP),":[126],"respectively,":[127],"compared":[128],"FPGAs.":[133]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}