{"id":"https://openalex.org/W7116335212","doi":"https://doi.org/10.1145/3750720.3757290","title":"SimpleScalar RV64GC: Cycle-Accurate Simulator for RISC-V RV64GC Processor with Macro-Op Fusion","display_name":"SimpleScalar RV64GC: Cycle-Accurate Simulator for RISC-V RV64GC Processor with Macro-Op Fusion","publication_year":2025,"publication_date":"2025-09-08","ids":{"openalex":"https://openalex.org/W7116335212","doi":"https://doi.org/10.1145/3750720.3757290"},"language":null,"primary_location":{"id":"doi:10.1145/3750720.3757290","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3750720.3757290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Workshop Proceedings of the 54th International Conference on Parallel Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120880876","display_name":"Shang-Chun Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shang-Chun Yang","raw_affiliation_strings":["National Taiwan University of Science and Technology, Taipei, Taiwan"],"raw_orcid":"https://orcid.org/0009-0004-5612-0615","affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120875096","display_name":"Hua-Yi Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hua-Yi Ho","raw_affiliation_strings":["National Taiwan University of Science and Technology, Taipei, Taiwan"],"raw_orcid":"https://orcid.org/0009-0000-2753-1555","affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120903422","display_name":"Jia-Chi Yuan","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jia-Chi Yuan","raw_affiliation_strings":["National Taiwan University of Science and Technology, Taipei, Taiwan"],"raw_orcid":"https://orcid.org/0009-0007-6902-4595","affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5120941957","display_name":"Yuan-Shin Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yuan-Shin Hwang","raw_affiliation_strings":["National Taiwan University of Science and Technology, Taipei, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-1348-082X","affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5120880876"],"corresponding_institution_ids":["https://openalex.org/I154864474"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.64514139,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"90","last_page":"94"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6777999997138977,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6777999997138977,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.24230000376701355,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.03269999846816063,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6643000245094299},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4952000081539154},{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.3962000012397766},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.36039999127388},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.3433000147342682},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.32359999418258667}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7663999795913696},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6643000245094299},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4952000081539154},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.398499995470047},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.3962000012397766},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3788999915122986},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.36039999127388},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.359499990940094},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.3433000147342682},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33570000529289246},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.32359999418258667},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3077000081539154},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2944999933242798},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.26969999074935913},{"id":"https://openalex.org/C64943373","wikidata":"https://www.wikidata.org/wiki/Q2651003","display_name":"Alpha (finance)","level":4,"score":0.25850000977516174},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.257999986410141},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.2549999952316284}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3750720.3757290","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3750720.3757290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Workshop Proceedings of the 54th International Conference on Parallel Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2104225326","https://openalex.org/W2147657366"],"related_works":[],"abstract_inverted_index":{"SimpleScalar":[0,51,104,139],"is":[1],"a":[2,61,93,115],"cycle-accurate":[3],"simulator":[4],"that":[5,67],"has":[6,33],"been":[7,34],"used":[8,70],"in":[9],"computer":[10],"architecture":[11,55],"and":[12,29,44,84],"compiler":[13],"research,":[14],"particularly":[15],"for":[16,71,88],"studying":[17],"superscalar":[18],"processors":[19],"with":[20,56],"out-of-order":[21],"execution.":[22],"Originally":[23],"designed":[24],"to":[25,36,49,52,105],"simulate":[26],"the":[27,85,121,135],"Alpha":[28],"PISA":[30],"ISAs,":[31],"it":[32],"extended":[35],"support":[37,53],"other":[38],"architectures":[39,76],"such":[40],"as":[41],"PowerPC,":[42],"MIPS,":[43],"ARM.":[45],"This":[46],"paper":[47],"proposes":[48],"retarget":[50],"RISC-V":[54,75],"RV64GC":[57],"configuration,":[58],"which":[59],"covers":[60],"standard":[62],"set":[63],"of":[64,138],"extensions":[65],"(G)":[66],"are":[68],"commonly":[69],"general-purpose":[72],"computing":[73],"on":[74,134],"(i.e.":[77],"I,":[78],"M,":[79],"A,":[80],"F,":[81],"zifencei,":[82],"zicsr),":[83],"ISA":[86],"extension":[87],"compressed":[89],"instructions":[90,113],"(C).":[91],"Furthermore,":[92],"hardware":[94],"optimization":[95],"technique":[96],"called":[97],"macro-op":[98],"fusion":[99],"will":[100,127],"be":[101,128],"incorporated":[102],"into":[103,114],"improve":[106],"performance":[107,125],"by":[108,130],"combining":[109],"two":[110],"or":[111],"more":[112,117],"single,":[116],"complex":[118],"instruction":[119],"during":[120],"decoding":[122],"stage.":[123],"Preliminary":[124],"evaluation":[126],"conducted":[129],"executing":[131],"MiBench":[132],"benchmarks":[133],"prototype":[136],"implementation":[137],"RV64GC.":[140]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-12-21T00:00:00"}