{"id":"https://openalex.org/W7128075111","doi":"https://doi.org/10.1145/3748173.3779567","title":"Closing the Loop on FPGA Verification: An Iterative Framework for Maximizing Routing Resource Coverage","display_name":"Closing the Loop on FPGA Verification: An Iterative Framework for Maximizing Routing Resource Coverage","publication_year":2026,"publication_date":"2026-02-05","ids":{"openalex":"https://openalex.org/W7128075111","doi":"https://doi.org/10.1145/3748173.3779567"},"language":null,"primary_location":{"id":"doi:10.1145/3748173.3779567","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779567","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3748173.3779567","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120733530","display_name":"Ruthwik Reddy Sunketa","orcid":"https://orcid.org/0009-0007-9241-6079"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ruthwik Reddy Sunketa","raw_affiliation_strings":["Arizona State University, Tempe, Arizona, USA"],"raw_orcid":"https://orcid.org/0009-0007-9241-6079","affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, Arizona, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045858420","display_name":"Aman Arora","orcid":"https://orcid.org/0000-0003-2547-4424"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aman Arora","raw_affiliation_strings":["Arizona State University, Tempe, Arizona, USA"],"raw_orcid":"https://orcid.org/0000-0003-2547-4424","affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, Arizona, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"145","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8743000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8743000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.09690000116825104,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.008999999612569809,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6845999956130981},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.589900016784668},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5694000124931335},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5099999904632568},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.46810001134872437},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.44830000400543213},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.44699999690055847},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.40939998626708984},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.39980000257492065}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7347999811172485},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6845999956130981},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.589900016784668},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5694000124931335},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5192999839782715},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5099999904632568},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.46810001134872437},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.44830000400543213},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.44699999690055847},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.40939998626708984},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.39980000257492065},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.39169999957084656},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.3837999999523163},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38339999318122864},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.3456999957561493},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.3215000033378601},{"id":"https://openalex.org/C197115733","wikidata":"https://www.wikidata.org/wiki/Q1003136","display_name":"Forcing (mathematics)","level":2,"score":0.3041999936103821},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.2973000109195709},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2937999963760376},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.29330000281333923},{"id":"https://openalex.org/C87044965","wikidata":"https://www.wikidata.org/wiki/Q1091139","display_name":"Enhanced Interior Gateway Routing Protocol","level":5,"score":0.2913999855518341},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.29120001196861267},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2888999879360199},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.2825999855995178},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.28119999170303345},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.274399995803833},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.26750001311302185},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2567000091075897},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.2529999911785126}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3748173.3779567","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779567","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3748173.3779567","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779567","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/10","score":0.4060198962688446,"display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Pre-silicon":[0],"verification":[1,37],"of":[2,28,35,45,137,175],"Field-Programmable":[3],"Gate":[4],"Array":[5],"(FPGA)":[6],"architectures":[7],"and":[8,78,150,165,185],"their":[9],"supporting":[10,90],"Computer-Aided":[11],"Design":[12],"(CAD)":[13],"tools":[14],"presents":[15],"a":[16,69,158],"significant":[17],"challenge.":[18],"While":[19],"static":[20],"benchmark":[21],"suites":[22],"fail":[23],"to":[24,58,80,189],"provide":[25],"adequate":[26],"coverage":[27,103],"the":[29,33,43,94,97,113,130,138,172],"vast":[30],"routing":[31,61,126,141],"fabric,":[32],"application":[34],"formal":[36],"is":[38],"computationally":[39],"not":[40,155],"practical":[41],"at":[42],"scale":[44],"modern":[46],"FPGAs.":[47],"To":[48],"address":[49],"this,":[50],"we":[51],"present":[52],"an":[53],"automated,":[54],"iterative":[55],"framework":[56],"designed":[57,183],"systematically":[59,178],"maximize":[60],"resource":[62,102],"graph":[63],"(rr_graph)":[64],"coverage.":[65],"Our":[66],"methodology":[67,160],"employs":[68],"three-level,":[70],"coarse-to-fine-grained":[71],"heuristic":[72],"engine":[73,98],"that":[74],"generates":[75],"placement":[76],"constraints":[77],"designs":[79,123],"strategically":[81],"target":[82],"all":[83],"resources":[84,142,184],"aiming":[85],"for":[86,161],"100%":[87],"coverage,":[88],"while":[89],"user-defined":[91],"exclusions.":[92],"In":[93,112],"first":[95],"level,":[96,115,132],"prioritizes":[99],"coarse-grained":[100],"logic":[101],"by":[104,120,143],"targeting":[105,136],"uncovered":[106],"grid":[107],"locations":[108],"with":[109,147],"diverse":[110],"micro-benchmarks.":[111],"second":[114],"it":[116,133],"maximizes":[117],"interconnect":[118],"utilization":[119],"forcing":[121],"routing-intensive":[122],"into":[124],"identified":[125],"coldspots.":[127],"Finally,":[128],"in":[129],"third":[131],"performs":[134],"fine-grained":[135],"remaining":[139],"hard-to-reach":[140],"generating":[144],"specialized":[145],"micro-designs":[146],"precise":[148],"locking":[149],"stretching":[151],"constraints.":[152],"This":[153],"approach":[154],"only":[156],"provides":[157],"robust":[159],"verifying":[162],"FPGA":[163,176],"fabrics":[164],"CAD":[166],"tool":[167],"correctness":[168],"but":[169],"also":[170],"enables":[171],"quantitative":[173],"analysis":[174],"architectures,":[177],"identifying":[179],"unreachable":[180],"or":[181],"inefficiently":[182],"providing":[186],"actionable":[187],"feedback":[188],"architects":[190],"before":[191],"tape-out.":[192]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-02-07T00:00:00"}