{"id":"https://openalex.org/W7127901871","doi":"https://doi.org/10.1145/3748173.3779562","title":"A Hierarchical Methodology for Hardware Design Comparison in HPC Workloads","display_name":"A Hierarchical Methodology for Hardware Design Comparison in HPC Workloads","publication_year":2026,"publication_date":"2026-02-05","ids":{"openalex":"https://openalex.org/W7127901871","doi":"https://doi.org/10.1145/3748173.3779562"},"language":null,"primary_location":{"id":"doi:10.1145/3748173.3779562","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3748173.3779562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019066795","display_name":"Doru Thom Popovici","orcid":"https://orcid.org/0000-0002-7271-8092"},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Doru Thom Popovici","raw_affiliation_strings":["Lawrence Berkeley National Laboratory, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Lawrence Berkeley National Laboratory, Berkeley, CA, USA","institution_ids":["https://openalex.org/I148283060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079730034","display_name":"Vega Mario","orcid":null},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mario Vega","raw_affiliation_strings":["Lawrence Berkeley National Laboratory, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Lawrence Berkeley National Laboratory, Berkeley, CA, USA","institution_ids":["https://openalex.org/I148283060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125151187","display_name":"Angelos Ioannou","orcid":null},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Angelos Ioannou","raw_affiliation_strings":["Lawrence Berkeley National Laboratory, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Lawrence Berkeley National Laboratory, Berkeley, CA, USA","institution_ids":["https://openalex.org/I148283060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124117648","display_name":"Fabien Chaix","orcid":null},"institutions":[{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Fabien Chaix","raw_affiliation_strings":["Foundation for Research and Technology - Hellas (FORTH), Heraklion, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Foundation for Research and Technology - Hellas (FORTH), Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115904502","display_name":"Dania Susanne Mosuli","orcid":null},"institutions":[{"id":"https://openalex.org/I52913039","display_name":"University of Houston - Clear Lake","ror":"https://ror.org/01t817z14","country_code":"US","type":"education","lineage":["https://openalex.org/I52913039"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dania Mosuli","raw_affiliation_strings":["University of Houston Clear Lake, Houston, Texas, USA"],"affiliations":[{"raw_affiliation_string":"University of Houston Clear Lake, Houston, Texas, USA","institution_ids":["https://openalex.org/I52913039"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119757825","display_name":"Blair Reasoner","orcid":null},"institutions":[{"id":"https://openalex.org/I52913039","display_name":"University of Houston - Clear Lake","ror":"https://ror.org/01t817z14","country_code":"US","type":"education","lineage":["https://openalex.org/I52913039"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Blair Reasoner","raw_affiliation_strings":["University of Houston Clear Lake, Houston, Texas, USA"],"affiliations":[{"raw_affiliation_string":"University of Houston Clear Lake, Houston, Texas, USA","institution_ids":["https://openalex.org/I52913039"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101399125","display_name":"Tan Nguyen","orcid":"https://orcid.org/0000-0003-3748-403X"},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tan Nguyen","raw_affiliation_strings":["Lawrence Berkeley National Laboratory, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Lawrence Berkeley National Laboratory, Berkeley, CA, USA","institution_ids":["https://openalex.org/I148283060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125186587","display_name":"Xiaokun Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I52913039","display_name":"University of Houston - Clear Lake","ror":"https://ror.org/01t817z14","country_code":"US","type":"education","lineage":["https://openalex.org/I52913039"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaokun Yang","raw_affiliation_strings":["University of Houston Clear Lake, Houston, Texas, USA"],"affiliations":[{"raw_affiliation_string":"University of Houston Clear Lake, Houston, Texas, USA","institution_ids":["https://openalex.org/I52913039"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010873686","display_name":"John Shalf","orcid":null},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Shalf","raw_affiliation_strings":["Lawrence Berkeley National Laboratory, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Lawrence Berkeley National Laboratory, Berkeley, CA, USA","institution_ids":["https://openalex.org/I148283060"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5019066795"],"corresponding_institution_ids":["https://openalex.org/I148283060"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23252818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"188","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.614799976348877,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.614799976348877,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.289900004863739,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.010499999858438969,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5906000137329102},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5745999813079834},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4796000123023987},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.44850000739097595},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.44760000705718994},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.439300000667572},{"id":"https://openalex.org/keywords/divergence","display_name":"Divergence (linguistics)","score":0.40529999136924744},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.38999998569488525}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7922000288963318},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5906000137329102},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5745999813079834},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49970000982284546},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4796000123023987},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.44850000739097595},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.44760000705718994},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.439300000667572},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41940000653266907},{"id":"https://openalex.org/C207390915","wikidata":"https://www.wikidata.org/wiki/Q1230525","display_name":"Divergence (linguistics)","level":2,"score":0.40529999136924744},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.38999998569488525},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.3594000041484833},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3546999990940094},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.3346000015735626},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.31299999356269836},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.3109000027179718},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2946999967098236},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.28600001335144043},{"id":"https://openalex.org/C197115733","wikidata":"https://www.wikidata.org/wiki/Q1003136","display_name":"Forcing (mathematics)","level":2,"score":0.2791000008583069},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27799999713897705},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.26980000734329224},{"id":"https://openalex.org/C2779304628","wikidata":"https://www.wikidata.org/wiki/Q3503480","display_name":"Face (sociological concept)","level":2,"score":0.2533999979496002},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.25290000438690186}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3748173.3779562","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3748173.3779562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.5184303522109985}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"As":[0],"Moore's":[1],"law":[2],"slows":[3],"down,":[4],"developers":[5],"face":[6],"difficult":[7],"choices":[8],"between":[9],"low-level":[10],"HDLs":[11],"(Verilog,":[12],"VHDL)":[13],"offering":[14,44],"fine-grained":[15],"control":[16],"and":[17,21,89,98,110,123,167,174],"higher-level":[18],"tools":[19,28,49,68,139,156],"(HLS":[20],"Chisel)":[22],"promising":[23],"improved":[24],"productivity.":[25],"While":[26],"high-level":[27,155],"accelerate":[29],"development,":[30],"performance":[31,53,147],"gaps":[32],"persist":[33],"compared":[34],"to":[35,170],"expert":[36],"HDL":[37],"implementations.":[38],"Prior":[39],"studies":[40],"emphasize":[41],"end-to-end":[42],"performance,":[43],"limited":[45],"insight":[46],"into":[47,77],"why":[48],"excel":[50],"or":[51],"where":[52],"diverges":[54],"in":[55],"the":[56,120],"design":[57],"hierarchy.":[58],"We":[59,112],"introduce":[60],"a":[61,135],"hierarchical":[62],"framework":[63,163],"for":[64,116,143],"comparing":[65],"hardware":[66],"generation":[67],"by":[69],"decomposing":[70],"HPC":[71],"kernels":[72],"(FFT,":[73],"GEMM,":[74],"QR":[75],"factorization)":[76],"reusable":[78],"primitives":[79],"(MAC":[80],"arrays,":[81],"butterflies,":[82],"permutations,":[83],"reduction":[84],"trees).":[85],"Across":[86],"Verilog,":[87],"Chisel,":[88],"Vivado":[90],"HLS,":[91],"we":[92],"built":[93],"an":[94],"automated":[95],"tool":[96],"flow":[97],"synthesized":[99],"~1,":[100],"500":[101],"variants":[102],"on":[103],"AMD":[104],"Alveo":[105],"U250,":[106],"measuring":[107],"resource":[108,125],"utilization":[109],"frequency.":[111],"derived":[113],"theoretical":[114],"bounds":[115,142],"validation.":[117],"Verilog":[118],"achieves":[119],"highest":[121],"frequency":[122],"lowest":[124],"usage;":[126],"Chisel":[127],"performs":[128],"comparably":[129],"(5--15%":[130],"gap),":[131],"while":[132],"HLS":[133],"shows":[134],"20--40%":[136],"gap.":[137],"All":[138],"operate":[140],"within":[141],"well-structured":[144],"designs.":[145],"Crucially,":[146],"divergence":[148],"arises":[149],"during":[150],"primitive":[151],"assembly,":[152],"indicating":[153],"that":[154],"require":[157],"better":[158],"composition":[159],"optimization.":[160],"This":[161],"reproducible":[162],"provides":[164],"actionable":[165],"insights":[166],"is":[168],"extensible":[169],"other":[171],"tools,":[172],"domains,":[173],"FPGA":[175],"architectures.":[176]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2026-02-07T00:00:00"}