{"id":"https://openalex.org/W7127942953","doi":"https://doi.org/10.1145/3748173.3779557","title":"A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation","display_name":"A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation","publication_year":2026,"publication_date":"2026-02-05","ids":{"openalex":"https://openalex.org/W7127942953","doi":"https://doi.org/10.1145/3748173.3779557"},"language":null,"primary_location":{"id":"doi:10.1145/3748173.3779557","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779557","pdf_url":null,"source":null,"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3748173.3779557","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007285444","display_name":"Jie Lei","orcid":"https://orcid.org/0000-0003-0851-6565"},"institutions":[{"id":"https://openalex.org/I114017466","display_name":"University of Technology Sydney","ror":"https://ror.org/03f0f6041","country_code":"AU","type":"education","lineage":["https://openalex.org/I114017466"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Jie Lei","raw_affiliation_strings":["University of Technology Sydney, Sydney, New South Wales, Australia"],"raw_orcid":"https://orcid.org/0000-0003-0851-6565","affiliations":[{"raw_affiliation_string":"University of Technology Sydney, Sydney, New South Wales, Australia","institution_ids":["https://openalex.org/I114017466"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111367998","display_name":"Renxu Jia","orcid":"https://orcid.org/0009-0002-1621-3230"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruofan Jia","raw_affiliation_strings":["Xidian University, Xi\u2019an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0009-0002-1621-3230","affiliations":[{"raw_affiliation_string":"Xidian University, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125150130","display_name":"J. Andrew Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I114017466","display_name":"University of Technology Sydney","ror":"https://ror.org/03f0f6041","country_code":"AU","type":"education","lineage":["https://openalex.org/I114017466"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"J. Andrew Zhang","raw_affiliation_strings":["University of Technology Sydney, Sydney, New South Wales, Australia"],"raw_orcid":"https://orcid.org/0000-0002-6102-3762","affiliations":[{"raw_affiliation_string":"University of Technology Sydney, Sydney, New South Wales, Australia","institution_ids":["https://openalex.org/I114017466"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5125238912","display_name":"Hao Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I114017466","display_name":"University of Technology Sydney","ror":"https://ror.org/03f0f6041","country_code":"AU","type":"education","lineage":["https://openalex.org/I114017466"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Hao Zhang","raw_affiliation_strings":["University of Technology Sydney, Sydney, New South Wales, Australia"],"raw_orcid":"https://orcid.org/0000-0003-1948-3308","affiliations":[{"raw_affiliation_string":"University of Technology Sydney, Sydney, New South Wales, Australia","institution_ids":["https://openalex.org/I114017466"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12203615,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"36","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9431999921798706,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9431999921798706,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.023399999365210533,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.00839999970048666,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7301999926567078},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5072000026702881},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.4887000024318695},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4603999853134155},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4449000060558319},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.44190001487731934},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.43630000948905945},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.41990000009536743}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7723000049591064},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7301999926567078},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5302000045776367},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5072000026702881},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.4887000024318695},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4603999853134155},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4449000060558319},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.44190001487731934},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.43630000948905945},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.41990000009536743},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41029998660087585},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.40799999237060547},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.3944999873638153},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3772999942302704},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.36469998955726624},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.33059999346733093},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.32659998536109924},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.3199000060558319},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.3122999966144562},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.30390000343322754},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28929999470710754},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.2842000126838684},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2784000039100647},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.2696000039577484},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.26460000872612},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.26420000195503235}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3748173.3779557","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779557","pdf_url":null,"source":null,"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3748173.3779557","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779557","pdf_url":null,"source":null,"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.4227422773838043}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Bridging":[0],"the":[1,39],"gap":[2],"between":[3],"high-level":[4,83],"algorithm":[5,57],"development":[6],"and":[7,18,30,36,45,59,107,119,127,166,176],"efficient":[8],"FPGA":[9,66],"implementation":[10],"remains":[11],"a":[12,52,138],"fundamental":[13],"challenge,":[14],"particularly":[15],"in":[16,132,152],"latency-":[17],"resource-constrained":[19],"domains":[20],"such":[21,172],"as":[22,74,157,173],"wireless":[23],"communications.":[24],"In":[25],"practice,":[26],"many":[27],"signal":[28],"processing":[29],"communication":[31],"algorithms":[32,64],"are":[33,48],"first":[34],"developed":[35],"validated":[37],"at":[38],"software":[40],"level,":[41],"where":[42],"rapid":[43],"iteration":[44],"numerical":[46],"flexibility":[47],"critical,":[49],"making":[50],"MATLAB":[51,96],"de":[53],"facto":[54],"environment":[55],"for":[56,141],"prototyping":[58],"verification.":[60],"To":[61],"deploy":[62],"these":[63],"on":[65],"platforms,":[67],"High-Level":[68],"Synthesis":[69],"(HLS)":[70],"is":[71],"commonly":[72],"adopted":[73],"an":[75],"intermediate":[76],"step":[77],"that":[78],"enables":[79],"hardware":[80,154],"generation":[81],"from":[82,160],"descriptions.":[84],"Although":[85],"HLS":[86,100],"significantly":[87],"improves":[88],"productivity":[89],"compared":[90],"with":[91],"register-transfer":[92],"level":[93],"design,":[94],"translating":[95],"models":[97,135],"into":[98],"high-quality":[99],"implementations":[101],"still":[102],"requires":[103],"substantial":[104],"manual":[105],"effort":[106],"deep":[108],"domain":[109,164],"expertise.":[110],"Designers":[111],"must":[112],"carefully":[113],"restructure":[114],"computation":[115],"patterns,":[116],"redesign":[117],"dataflows,":[118],"tune":[120],"synthesis":[121],"parameters":[122],"to":[123],"meet":[124],"strict":[125],"performance":[126,170],"resource":[128,177],"constraints.":[129],"Recent":[130],"advances":[131],"large":[133],"language":[134],"(LLMs)":[136],"suggest":[137],"promising":[139],"direction":[140],"automating":[142],"this":[143],"translation":[144],"process.":[145],"However,":[146],"current":[147],"LLM-based":[148],"approaches":[149],"remain":[150],"unreliable":[151],"complex":[153],"design":[155],"workflows,":[156],"they":[158],"suffer":[159],"hallucinations,":[161],"forgetting,":[162],"limited":[163],"expertise,":[165],"often":[167],"overlook":[168],"key":[169],"metrics":[171],"latency,":[174],"throughput,":[175],"utilization.":[178]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-02-07T00:00:00"}