{"id":"https://openalex.org/W7127897848","doi":"https://doi.org/10.1145/3748173.3779555","title":"Analysis and Optimization of Input-Dependent Stream Processing Pipelines on FPGAs","display_name":"Analysis and Optimization of Input-Dependent Stream Processing Pipelines on FPGAs","publication_year":2026,"publication_date":"2026-02-05","ids":{"openalex":"https://openalex.org/W7127897848","doi":"https://doi.org/10.1145/3748173.3779555"},"language":null,"primary_location":{"id":"doi:10.1145/3748173.3779555","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779555","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3748173.3779555","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085584073","display_name":"Shashank Obla","orcid":"https://orcid.org/0000-0003-0467-9439"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shashank Obla","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, Pennsylvania, USA"],"raw_orcid":"https://orcid.org/0000-0003-0467-9439","affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, Pennsylvania, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014614469","display_name":"B. Li","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bin Li","raw_affiliation_strings":["Intel Corporation, Portland, Oregon, USA"],"raw_orcid":"https://orcid.org/0009-0005-2134-080X","affiliations":[{"raw_affiliation_string":"Intel Corporation, Portland, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019376179","display_name":"James C. Hoe","orcid":"https://orcid.org/0000-0002-9302-5287"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James C. Hoe","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, Pennsylvania, USA"],"raw_orcid":"https://orcid.org/0000-0002-9302-5287","affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, Pennsylvania, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08081264,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"146","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.4690999984741211,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.4690999984741211,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.08959999680519104,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.08669999986886978,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8292999863624573},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7142999768257141},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.7117000222206116},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.6995999813079834},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.6344000101089478},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5480999946594238},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4659000039100647},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.4422000050544739}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8292999863624573},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7142999768257141},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.7117000222206116},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.6995999813079834},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6588000059127808},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.6344000101089478},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5480999946594238},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5077999830245972},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4659000039100647},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4507000148296356},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.4422000050544739},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.42669999599456787},{"id":"https://openalex.org/C176553487","wikidata":"https://www.wikidata.org/wiki/Q7855819","display_name":"Turnaround time","level":2,"score":0.40369999408721924},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.38940000534057617},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3828999996185303},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.3797999918460846},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33489999175071716},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3124000132083893},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.3116999864578247},{"id":"https://openalex.org/C2778484313","wikidata":"https://www.wikidata.org/wiki/Q1172540","display_name":"Data stream","level":2,"score":0.310699999332428},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2696000039577484},{"id":"https://openalex.org/C138827492","wikidata":"https://www.wikidata.org/wiki/Q6661985","display_name":"Data processing","level":2,"score":0.26499998569488525},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2635999917984009},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.2551000118255615},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.2508000135421753}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3748173.3779555","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779555","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3748173.3779555","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779555","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W3022398217","https://openalex.org/W4383749333"],"related_works":[],"abstract_inverted_index":{"The":[0,141],"optimal":[1],"tuning":[2,104],"for":[3,49,135,152],"input-dependent":[4,52,76,108],"stream":[5,81],"processing":[6,82],"pipelines":[7,111],"depends":[8],"on":[9,124],"the":[10,32,51,62,75,85,95,99,103,126,153,156,184],"input":[11,100],"characteristics,":[12,101],"which":[13],"can":[14,25],"vary":[15],"by":[16,38],"deployment":[17],"site":[18],"and":[19,105,138,163],"even":[20],"time":[21],"of":[22,79,94,107,175],"day.":[23],"FPGAs":[24],"provide":[26],"these":[27,167],"deployment-specific":[28],"customized":[29],"solutions,":[30],"but":[31],"ability":[33],"to":[34,55,73,112,129],"tune":[35,130],"is":[36,47],"hindered":[37],"long":[39],"RTL-level":[40],"design":[41],"turnaround":[42],"times.":[43],"A":[44,89],"higher-level":[45],"abstraction":[46],"essential":[48],"expressing":[50],"performance-resource":[53],"tradeoffs":[54],"support":[56],"repeated":[57],"case-by-case":[58],"retuning.":[59],"We":[60,119],"present":[61,120],"FPGA-as-a-System":[63],"(FaaS)":[64],"queueing-based":[65,91],"performance":[66,77,92,114],"model":[67,97],"that":[68],"allows":[69],"an":[70,147],"FPGA":[71,110],"designer":[72],"decouple":[74],"behavior":[78],"their":[80],"pipeline":[83,134],"from":[84,146],"low-level":[86],"functional":[87],"details.":[88],"fast":[90],"simulator":[93],"FaaS":[96,127,157],"incorporates":[98],"guiding":[102],"optimization":[106],"streaming":[109],"meet":[113],"targets":[115],"with":[116],"fewer":[117],"resources.":[118],"a":[121,131,169,173],"case":[122],"study":[123],"applying":[125],"workflow":[128],"multi-string":[132],"matching":[133],"network":[136],"security":[137],"log":[139],"monitoring.":[140],"results":[142],"show":[143],"that,":[144],"starting":[145],"implementation":[148,171],"already":[149],"manually":[150],"tuned":[151],"throughput":[154],"target,":[155],"approach":[158],"uncovers":[159],"previously":[160],"overlooked":[161],"bottlenecks":[162],"underutilization.":[164],"By":[165],"addressing":[166],"deficiencies,":[168],"revised":[170],"achieves":[172],"reduction":[174],"more":[176],"than":[177],"40%":[178],"in":[179],"resource":[180],"footprint":[181],"while":[182],"maintaining":[183],"original":[185],"implementation's":[186],"throughput.":[187]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-02-07T00:00:00"}