{"id":"https://openalex.org/W7128002348","doi":"https://doi.org/10.1145/3748173.3779552","title":"OpenPCIe: An Open-Source PCIe Controller","display_name":"OpenPCIe: An Open-Source PCIe Controller","publication_year":2026,"publication_date":"2026-02-05","ids":{"openalex":"https://openalex.org/W7128002348","doi":"https://doi.org/10.1145/3748173.3779552"},"language":null,"primary_location":{"id":"doi:10.1145/3748173.3779552","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779552","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3748173.3779552","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093711067","display_name":"Idris Somoye","orcid":"https://orcid.org/0000-0002-3984-197X"},"institutions":[{"id":"https://openalex.org/I83909951","display_name":"Morgan State University","ror":"https://ror.org/017d8gk22","country_code":"US","type":"education","lineage":["https://openalex.org/I83909951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Idris Somoye","raw_affiliation_strings":["Morgan State University, Baltimore, Maryland, USA"],"affiliations":[{"raw_affiliation_string":"Morgan State University, Baltimore, Maryland, USA","institution_ids":["https://openalex.org/I83909951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125161973","display_name":"David Jovel","orcid":null},"institutions":[{"id":"https://openalex.org/I83909951","display_name":"Morgan State University","ror":"https://ror.org/017d8gk22","country_code":"US","type":"education","lineage":["https://openalex.org/I83909951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Jovel","raw_affiliation_strings":["Morgan State University, Baltimore, Maryland, USA"],"affiliations":[{"raw_affiliation_string":"Morgan State University, Baltimore, Maryland, USA","institution_ids":["https://openalex.org/I83909951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081410100","display_name":"Lamia Mannan","orcid":null},"institutions":[{"id":"https://openalex.org/I83909951","display_name":"Morgan State University","ror":"https://ror.org/017d8gk22","country_code":"US","type":"education","lineage":["https://openalex.org/I83909951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lamia Mannan","raw_affiliation_strings":["Morgan State University, Baltimore, Maryland, USA"],"affiliations":[{"raw_affiliation_string":"Morgan State University, Baltimore, Maryland, USA","institution_ids":["https://openalex.org/I83909951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5093711067"],"corresponding_institution_ids":["https://openalex.org/I83909951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.35279541,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"40","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.15649999678134918,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.15649999678134918,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.13830000162124634,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.09399999678134918,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.7883999943733215},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5181999802589417},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.4772999882698059},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.45350000262260437},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4131999909877777},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.3718000054359436},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.3653999865055084},{"id":"https://openalex.org/keywords/failover","display_name":"Failover","score":0.3506999909877777},{"id":"https://openalex.org/keywords/payload","display_name":"Payload (computing)","score":0.33730000257492065}],"concepts":[{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.7883999943733215},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.692799985408783},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6223999857902527},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5181999802589417},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5164999961853027},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.4772999882698059},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.45350000262260437},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4131999909877777},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.3718000054359436},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.3653999865055084},{"id":"https://openalex.org/C109751979","wikidata":"https://www.wikidata.org/wiki/Q998767","display_name":"Failover","level":2,"score":0.3506999909877777},{"id":"https://openalex.org/C134066672","wikidata":"https://www.wikidata.org/wiki/Q1424639","display_name":"Payload (computing)","level":3,"score":0.33730000257492065},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.31869998574256897},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.3091999888420105},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.30640000104904175},{"id":"https://openalex.org/C20574231","wikidata":"https://www.wikidata.org/wiki/Q844605","display_name":"Backward compatibility","level":2,"score":0.29159998893737793},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.2906000018119812},{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.2840999960899353},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.28040000796318054},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2797999978065491},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.2793000042438507},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.26589998602867126},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.2653000056743622},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2567000091075897},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.25600001215934753},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.25429999828338623},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2517000138759613}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3748173.3779552","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779552","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3748173.3779552","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779552","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Peripheral":[0],"Component":[1],"Interconnect":[2],"Express":[3],"(PCIe)":[4],"is":[5,52],"a":[6,32,55,61,81,127],"critical":[7],"interface":[8],"for":[9,44,73,155,159],"Field":[10,45],"Programmable":[11,46],"Gate":[12,47],"Array":[13,48],"(FPGA)":[14],"based":[15],"accelerators,":[16],"yet":[17],"existing":[18],"controller":[19],"solutions":[20],"are":[21],"often":[22],"proprietary,":[23],"costly,":[24],"and/or":[25],"incompatible":[26],"with":[27,60,66,101,113,126],"open-source":[28],"workflows.":[29],"We":[30],"present":[31],"fully":[33],"open":[34],"source":[35],"PCIe":[36],"Controller,":[37],"written":[38],"in":[39,149],"synthesizable":[40],"Verilog":[41],"and":[42,57,70,77,98,144],"optimized":[43],"deployment.":[49],"The":[50],"core":[51,120],"verified":[53],"using":[54],"Python-COCOTB":[56],"pyuvm-based":[58],"testbench":[59],"modeled":[62],"Root":[63],"Complex,":[64],"complete":[65],"data":[67],"packet":[68,145],"generation,":[69],"automated":[71],"checks":[72],"enumeration,":[74],"flow":[75],"control,":[76],"retry":[78],"mechanisms.":[79],"On":[80],"Xilinx":[82],"AC701":[83],"(XC7A200T),":[84],"the":[85,119,160],"design":[86],"achieves":[87],"<6%":[88],"LUT":[89],"utilization,":[90],"timing":[91,108],"closure":[92],"at":[93,137],"100":[94],"MHz":[95],"user":[96],"clock,":[97],"demonstrates":[99],"compatibility":[100],"vendor":[102],"transceivers.":[103],"Reference":[104],"builds":[105],"also":[106],"meet":[107],"on":[109,141],"Intel":[110],"Agilex":[111],"devices":[112],"similar":[114],"resource":[115],"utilization.":[116],"In":[117],"simulation,":[118,150],"demonstrated":[121],"functional":[122],"completion":[123],"of":[124,131],"packets":[125],"measured":[128],"average":[129],"latency":[130],"approximately":[132,152],"180\u2013250":[133],"ns":[134],"per":[135],"transaction":[136],"Gen1":[138,161],"speeds,":[139],"depending":[140],"payload":[142],"size":[143],"acknowledgment":[146],"timing.":[147],"Throughput":[148],"reached":[151],"110\u2013120":[153],"MB/s":[154],"continuous":[156],"BAR-based":[157],"transfers":[158],"\u00d71":[162],"link.":[163]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2026-02-07T00:00:00"}