{"id":"https://openalex.org/W7127927233","doi":"https://doi.org/10.1145/3748173.3779193","title":"EdgeSort: A Sub-100 ns, Line-Rate FPGA Streaming Sorter","display_name":"EdgeSort: A Sub-100 ns, Line-Rate FPGA Streaming Sorter","publication_year":2026,"publication_date":"2026-02-05","ids":{"openalex":"https://openalex.org/W7127927233","doi":"https://doi.org/10.1145/3748173.3779193"},"language":null,"primary_location":{"id":"doi:10.1145/3748173.3779193","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779193","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3748173.3779193","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061701322","display_name":"Wesley Piard","orcid":"https://orcid.org/0000-0001-6581-2200"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wesley Piard","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008776870","display_name":"Christopher Crary","orcid":"https://orcid.org/0000-0002-4953-9344"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Crary","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088031457"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.60149587,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"277","last_page":"287"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.21449999511241913,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.21449999511241913,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.19769999384880066,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.11050000041723251,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6809999942779541},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47609999775886536},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4733000099658966},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.42590001225471497},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.31200000643730164},{"id":"https://openalex.org/keywords/broadband","display_name":"Broadband","score":0.29919999837875366}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7049000263214111},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6809999942779541},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47609999775886536},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4733000099658966},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.42590001225471497},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35580000281333923},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34529998898506165},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34380000829696655},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.31200000643730164},{"id":"https://openalex.org/C509933004","wikidata":"https://www.wikidata.org/wiki/Q194163","display_name":"Broadband","level":2,"score":0.29919999837875366},{"id":"https://openalex.org/C2986160907","wikidata":"https://www.wikidata.org/wiki/Q220499","display_name":"Video streaming","level":2,"score":0.29899999499320984},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2978000044822693},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.29280000925064087},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2904999852180481},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.260699987411499},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.25780001282691956}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3748173.3779193","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779193","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3748173.3779193","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779193","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1976126643","https://openalex.org/W2030081822","https://openalex.org/W2116433835","https://openalex.org/W2141389982","https://openalex.org/W2168433290","https://openalex.org/W2344380003","https://openalex.org/W2472334012","https://openalex.org/W2508353373","https://openalex.org/W2589627637","https://openalex.org/W2620106252","https://openalex.org/W2778624466","https://openalex.org/W2867345499","https://openalex.org/W2944423816","https://openalex.org/W2949320316","https://openalex.org/W2974558012","https://openalex.org/W3209973630","https://openalex.org/W4210558642","https://openalex.org/W4211242980","https://openalex.org/W4214825138","https://openalex.org/W4280592298","https://openalex.org/W4281759565","https://openalex.org/W4312951048","https://openalex.org/W4378228116","https://openalex.org/W4389988754","https://openalex.org/W4393577399","https://openalex.org/W4396987591","https://openalex.org/W4410095611"],"related_works":[],"abstract_inverted_index":{"While":[0],"high-throughput":[1],"sorting":[2],"is":[3,30],"an":[4],"extensively":[5],"studied":[6],"problem,":[7],"low-latency":[8],"sorting\u2014despite":[9],"its":[10],"potential":[11],"benefits":[12],"for":[13,27],"many":[14,22],"streaming":[15,23],"applications\u2014remains":[16],"largely":[17],"underexplored":[18],"by":[19],"comparison.":[20],"In":[21],"use":[24],"cases,":[25],"optimizing":[26],"low":[28],"latency":[29],"becoming":[31],"increasingly":[32],"relevant":[33],"as":[34],"the":[35],"throughput":[36,58],"of":[37],"graphics-processing":[38],"units":[39],"(GPUs)":[40],"and":[41],"field-programmable":[42],"gate":[43],"arrays":[44],"(FPGAs)":[45],"far":[46],"exceeds":[47],"inherent":[48],"I/O":[49],"bandwidth":[50],"limitations":[51],"(e.g.,":[52],"10":[53],"Gbps":[54],"Ethernet),":[55],"where":[56],"further":[57],"improvements":[59],"yield":[60],"no":[61],"additional":[62],"benefit.":[63]},"counts_by_year":[],"updated_date":"2026-02-07T06:15:42.627816","created_date":"2026-02-07T00:00:00"}