{"id":"https://openalex.org/W7127907786","doi":"https://doi.org/10.1145/3748173.3779192","title":"HACE: HLS-Tool-Agnostic CDFG Extraction from RTL Designs","display_name":"HACE: HLS-Tool-Agnostic CDFG Extraction from RTL Designs","publication_year":2026,"publication_date":"2026-02-05","ids":{"openalex":"https://openalex.org/W7127907786","doi":"https://doi.org/10.1145/3748173.3779192"},"language":"en","primary_location":{"id":"doi:10.1145/3748173.3779192","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779192","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3748173.3779192","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088063368","display_name":"Carmine Rizzi","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Carmine Rizzi","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076799992","display_name":"Sebastian Pfeiler","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Sebastian Pfeiler","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5121287236","display_name":"Lana Josipovic","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lana Josipovic","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088063368"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23123797,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"114","last_page":"125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7807000279426575,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7807000279426575,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.15870000422000885,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.013799999840557575,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6381999850273132},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5825999975204468},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4595000147819519},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4268999993801117},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.415800005197525},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.40880000591278076},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.4047999978065491},{"id":"https://openalex.org/keywords/satisfiability-modulo-theories","display_name":"Satisfiability modulo theories","score":0.39320001006126404}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7494999766349792},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6381999850273132},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5825999975204468},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.48069998621940613},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4595000147819519},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45660001039505005},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4268999993801117},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.415800005197525},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.40880000591278076},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.4047999978065491},{"id":"https://openalex.org/C164155591","wikidata":"https://www.wikidata.org/wiki/Q2067766","display_name":"Satisfiability modulo theories","level":2,"score":0.39320001006126404},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.3833000063896179},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3806000053882599},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.38019999861717224},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34860000014305115},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.32749998569488525},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.29750001430511475},{"id":"https://openalex.org/C12426560","wikidata":"https://www.wikidata.org/wiki/Q189569","display_name":"Basis (linear algebra)","level":2,"score":0.28049999475479126},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.2689000070095062},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.26660001277923584},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.26600000262260437}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3748173.3779192","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779192","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:doi:10.3929/ethz-c-000797875","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/797875","pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Paper"}],"best_oa_location":{"id":"doi:10.1145/3748173.3779192","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779192","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2004929506","https://openalex.org/W2018055497","https://openalex.org/W2095761111","https://openalex.org/W2123572303","https://openalex.org/W2163924241","https://openalex.org/W2343695530","https://openalex.org/W2800690434","https://openalex.org/W2888324132","https://openalex.org/W3173659812","https://openalex.org/W4244927124","https://openalex.org/W4302984605","https://openalex.org/W4393107019","https://openalex.org/W4401328427","https://openalex.org/W4407196989","https://openalex.org/W7084411386","https://openalex.org/W7107863918"],"related_works":[],"abstract_inverted_index":{"High-Level":[0],"Synthesis":[1],"(HLS)":[2],"compilers":[3],"translate":[4],"programs":[5],"written":[6],"in":[7],"high-level":[8,48],"languages":[9],"(e.g.,":[10],"C/C++)":[11],"into":[12],"hardware":[13],"by":[14,33,106],"scheduling":[15,60],"control-data":[16],"flow":[17],"graph":[18],"(CDFG)":[19],"operations.":[20],"While":[21],"the":[22,79],"CDFG":[23,80],"is":[24,29,50,120],"central":[25],"to":[26,38,45],"scheduling,":[27],"it":[28,53,115],"often":[30],"inaccessible---either":[31],"hidden":[32],"closed-source":[34],"tools":[35],"or":[36],"impossible":[37],"export":[39],"from":[40,81],"open-source":[41,109],"tools.":[42,65],"Having":[43],"access":[44],"such":[46],"a":[47,55,90,125],"representation":[49],"highly":[51],"beneficial:":[52],"provides":[54],"consistent":[56],"basis":[57],"for":[58,93,128],"comparing":[59],"strategies":[61],"across":[62],"different":[63,97],"HLS":[64,74,110,134],"To":[66],"address":[67],"this":[68],"gap,":[69],"we":[70],"introduce":[71],"HACE,":[72],"an":[73],"tool-agnostic":[75],"framework":[76],"that":[77],"reconstructs":[78],"HLS-generated":[82],"circuits.":[83],"HACE's":[84],"extracted":[85],"CDFGs":[86],"can":[87],"serve":[88],"as":[89],"common":[91],"ground":[92],"fair":[94],"evaluation":[95],"of":[96],"schedulers.":[98],"We":[99],"demonstrate":[100],"HACE":[101,119],"on":[102],"RTL":[103],"designs":[104],"produced":[105],"commercial":[107],"and":[108,112,130],"compilers,":[111],"show":[113],"how":[114],"facilitates":[116],"cross-HLS-tool":[117],"comparisons.":[118],"open-sourced":[121],"at":[122],"https://github.com/ETHZ-DYNAMO/hace,":[123],"offering":[124],"practical":[126],"foundation":[127],"research":[129],"experimentation":[131],"with":[132],"diverse":[133],"flows.":[135]},"counts_by_year":[],"updated_date":"2026-03-30T08:08:38.191290","created_date":"2026-02-07T00:00:00"}