{"id":"https://openalex.org/W7128006685","doi":"https://doi.org/10.1145/3748173.3779184","title":"Gatling-V: An FPGA-based RISC-V Vector Core with Single-Issue, Multiple In-Flight Instruction Execution","display_name":"Gatling-V: An FPGA-based RISC-V Vector Core with Single-Issue, Multiple In-Flight Instruction Execution","publication_year":2026,"publication_date":"2026-02-05","ids":{"openalex":"https://openalex.org/W7128006685","doi":"https://doi.org/10.1145/3748173.3779184"},"language":null,"primary_location":{"id":"doi:10.1145/3748173.3779184","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779184","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3748173.3779184","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092710172","display_name":"Farid Chalabi","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Farid Chalabi","raw_affiliation_strings":["University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071113717","display_name":"Guy Lemieux","orcid":"https://orcid.org/0000-0002-7924-8695"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Guy Lemieux","raw_affiliation_strings":["University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5092710172"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.61723849,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"258","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.1476999968290329,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.1476999968290329,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.13050000369548798,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.09139999747276306,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5695000290870667},{"id":"https://openalex.org/keywords/chaining","display_name":"Chaining","score":0.5128999948501587},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.5026999711990356},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4749999940395355},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4431000053882599},{"id":"https://openalex.org/keywords/vector","display_name":"Vector (molecular biology)","score":0.38260000944137573},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.3531000018119812},{"id":"https://openalex.org/keywords/orthogonality","display_name":"Orthogonality","score":0.350600004196167},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.34119999408721924}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7605000138282776},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.60589998960495},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5695000290870667},{"id":"https://openalex.org/C49020025","wikidata":"https://www.wikidata.org/wiki/Q1059099","display_name":"Chaining","level":2,"score":0.5128999948501587},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.5026999711990356},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4749999940395355},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4431000053882599},{"id":"https://openalex.org/C92087593","wikidata":"https://www.wikidata.org/wiki/Q427389","display_name":"Vector (molecular biology)","level":4,"score":0.38260000944137573},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.3531000018119812},{"id":"https://openalex.org/C17137986","wikidata":"https://www.wikidata.org/wiki/Q215067","display_name":"Orthogonality","level":2,"score":0.350600004196167},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.34119999408721924},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3402000069618225},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3264999985694885},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.32170000672340393},{"id":"https://openalex.org/C13336665","wikidata":"https://www.wikidata.org/wiki/Q125977","display_name":"Vector space","level":2,"score":0.3116999864578247},{"id":"https://openalex.org/C52563298","wikidata":"https://www.wikidata.org/wiki/Q1413349","display_name":"Vector clock","level":5,"score":0.31119999289512634},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.3043999969959259},{"id":"https://openalex.org/C118965365","wikidata":"https://www.wikidata.org/wiki/Q44528","display_name":"Euclidean vector","level":2,"score":0.29820001125335693},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.295199990272522},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.28859999775886536},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2858000099658966},{"id":"https://openalex.org/C142614401","wikidata":"https://www.wikidata.org/wiki/Q777433","display_name":"Forward chaining","level":3,"score":0.2849000096321106},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.2809999883174896},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.2793000042438507},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.2678000032901764},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.2581999897956848},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.25780001282691956},{"id":"https://openalex.org/C45354692","wikidata":"https://www.wikidata.org/wiki/Q2734388","display_name":"Vector projection","level":2,"score":0.2556999921798706},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25440001487731934},{"id":"https://openalex.org/C41681595","wikidata":"https://www.wikidata.org/wiki/Q7917855","display_name":"Vectorization (mathematics)","level":2,"score":0.25270000100135803}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3748173.3779184","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779184","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3748173.3779184","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779184","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.5828805565834045,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2027069801","https://openalex.org/W2093994565","https://openalex.org/W2123051253","https://openalex.org/W2137545744","https://openalex.org/W2144481293","https://openalex.org/W2469520437","https://openalex.org/W2517118997","https://openalex.org/W2994193159","https://openalex.org/W3183374399","https://openalex.org/W4311995762","https://openalex.org/W4394805411","https://openalex.org/W4403875613","https://openalex.org/W6904799541","https://openalex.org/W6923795078"],"related_works":[],"abstract_inverted_index":{"This":[0,47],"paper":[1],"presents":[2],"Gatling-V,":[3],"an":[4,143],"FPGA-optimized":[5,144],"implementation":[6,135],"of":[7,127],"the":[8,133],"RISC-V":[9,85,145],"Vector":[10],"extension":[11],"that":[12,88,107],"concurrently":[13],"executes":[14],"up":[15],"to":[16,29,71,111],"four":[17],"vector":[18,32,65,74,86,146],"instructions.":[19],"The":[20],"main":[21],"innovation":[22],"is":[23,69,136],"using":[24,42],"a":[25,31,84,98],"multi-banked":[26],"ASIC":[27],"approach":[28],"build":[30,83],"register":[33,100],"file":[34,101],"from":[35],"simple":[36],"dual-port":[37],"(1R1W)":[38],"BRAMs":[39,157],"rather":[40],"than":[41,123,141],"traditional":[43],"FPGA-based":[44],"multi-port":[45],"techniques.":[46],"saves":[48],"both":[49],"logic":[50],"and":[51,56,102,158],"BRAM,":[52],"improves":[53],"clock":[54],"speed,":[55],"supports":[57],"multiple":[58],"overlapping":[59],"in-flight":[60],"instructions":[61,119],"as":[62,64,152],"well":[63],"chaining.":[66],"However,":[67],"it":[68],"limited":[70],"launching":[72],"one":[73],"instruction":[75],"every":[76],"two":[77],"cycles.":[78],"Using":[79],"this":[80],"technique,":[81],"we":[82],"core":[87],"runs":[89],"at":[90],"500MHz":[91],"on":[92,115],"AMD":[93],"UltraScale+":[94],"HBM":[95],"(16nm)":[96],"with":[97,120],"4R4W/8R8W":[99],"2/4":[103],"fully":[104],"parallel":[105],"ALUs":[106],"use":[108],"chaining":[109],"(convoying)":[110],"reach":[112],"peak":[113],"utilization":[114],"sequentially":[116],"dependent":[117],"(independent)":[118],"vectors":[121],"longer":[122],"36/72":[124],"(4/8)":[125],"elements":[126],"64b":[128],"words,":[129],"respectively.":[130],"On":[131],"microbenchmarks,":[132],"4-ALU":[134],"over":[137],"6":[138],"times":[139],"faster":[140],"Saturn-V,":[142],"engine,":[147],"while":[148],"consuming":[149],"only":[150],"twice":[151],"many":[153],"LUTs":[154],"but":[155],"similar":[156],"DSPs.":[159]},"counts_by_year":[],"updated_date":"2026-02-07T06:15:42.627816","created_date":"2026-02-07T00:00:00"}