{"id":"https://openalex.org/W7111285113","doi":"https://doi.org/10.1145/3742873.3758335","title":"Tutorial: CEDR: A Holistic Software and Hardware Design Environment for Hardware Agnostic Application Development and Deployment on FPGA-Integrated Heterogeneous Systems","display_name":"Tutorial: CEDR: A Holistic Software and Hardware Design Environment for Hardware Agnostic Application Development and Deployment on FPGA-Integrated Heterogeneous Systems","publication_year":2025,"publication_date":"2025-09-28","ids":{"openalex":"https://openalex.org/W7111285113","doi":"https://doi.org/10.1145/3742873.3758335"},"language":null,"primary_location":{"id":"doi:10.1145/3742873.3758335","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3742873.3758335","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3742873.3758335","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3742873.3758335","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Serhan Gener","orcid":"https://orcid.org/0000-0002-8163-1191"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Serhan Gener","raw_affiliation_strings":["University of Arizona, Tucson, Arizona, USA"],"raw_orcid":"https://orcid.org/0000-0002-8163-1191","affiliations":[{"raw_affiliation_string":"University of Arizona, Tucson, Arizona, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Sahil Hassan","orcid":"https://orcid.org/0000-0002-4574-9555"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sahil Hassan","raw_affiliation_strings":["University of Arizona, Tucson, Arizona, USA"],"raw_orcid":"https://orcid.org/0000-0002-4574-9555","affiliations":[{"raw_affiliation_string":"University of Arizona, Tucson, Arizona, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":null,"display_name":"Ali Akoglu","orcid":"https://orcid.org/0000-0001-7982-8991"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Akoglu","raw_affiliation_strings":["University of Arizona, Tucson, Arizona, USA"],"raw_orcid":"https://orcid.org/0000-0001-7982-8991","affiliations":[{"raw_affiliation_string":"University of Arizona, Tucson, Arizona, USA","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I138006243"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.39820000529289246,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.39820000529289246,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.09040000289678574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.05559999868273735,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.7759000062942505},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6226000189781189},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.599399983882904},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.5774999856948853},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5442000031471252},{"id":"https://openalex.org/keywords/development-environment","display_name":"Development environment","score":0.47380000352859497},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.4390999972820282},{"id":"https://openalex.org/keywords/software-framework","display_name":"Software framework","score":0.4205999970436096}],"concepts":[{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.7759000062942505},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7523999810218811},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6226000189781189},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.599399983882904},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.5774999856948853},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.5562999844551086},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5442000031471252},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5109000205993652},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4894999861717224},{"id":"https://openalex.org/C139968098","wikidata":"https://www.wikidata.org/wiki/Q3055454","display_name":"Development environment","level":2,"score":0.47380000352859497},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.4390999972820282},{"id":"https://openalex.org/C76518257","wikidata":"https://www.wikidata.org/wiki/Q271680","display_name":"Software framework","level":5,"score":0.4205999970436096},{"id":"https://openalex.org/C2776542497","wikidata":"https://www.wikidata.org/wiki/Q5266672","display_name":"Development (topology)","level":2,"score":0.41780000925064087},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.4156999886035919},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.3630000054836273},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3513999879360199},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3312999904155731},{"id":"https://openalex.org/C206674616","wikidata":"https://www.wikidata.org/wiki/Q7038222","display_name":"Program Design Language","level":2,"score":0.3278999924659729},{"id":"https://openalex.org/C174683762","wikidata":"https://www.wikidata.org/wiki/Q609588","display_name":"Component-based software engineering","level":4,"score":0.3260999917984009},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.3212999999523163},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.30379998683929443},{"id":"https://openalex.org/C52913732","wikidata":"https://www.wikidata.org/wiki/Q857102","display_name":"Software design","level":4,"score":0.2973000109195709},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.29170000553131104},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.2842999994754791},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.27790001034736633}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3742873.3758335","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3742873.3758335","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3742873.3758335","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3742873.3758335","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3742873.3758335","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3742873.3758335","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5452477335929871,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G599699146","display_name":null,"funder_award_id":"FA8650-18-2-7860","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G647044356","display_name":null,"funder_award_id":"FA8650-18-2-7860","funder_id":"https://openalex.org/F4320338294","funder_display_name":"Air Force Research Laboratory"}],"funders":[{"id":"https://openalex.org/F4320310160","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320332815","display_name":"Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320338294","display_name":"Air Force Research Laboratory","ror":"https://ror.org/02e2egq70"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W7111285113.pdf"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W3046369228","https://openalex.org/W4205106731","https://openalex.org/W4223941569","https://openalex.org/W4382657926","https://openalex.org/W4385585497","https://openalex.org/W4393407019","https://openalex.org/W4401018119","https://openalex.org/W4401427289","https://openalex.org/W4410095894"],"related_works":[],"abstract_inverted_index":{"This":[0],"hands-on":[1,91],"tutorial":[2,76],"introduces":[3],"CEDR,":[4],"an":[5],"open-source":[6],"compilation":[7],"and":[8,16,27,33,46,51,63,72,101],"runtime":[9],"framework":[10],"designed":[11],"to":[12,57,61],"simplify":[13],"application":[14,70,95],"development":[15,40],"deployment":[17],"on":[18,35,43,85,107],"heterogeneous":[19,66],"computing":[20],"platforms":[21],"composed":[22],"of":[23,88],"general":[24],"purpose":[25],"processors":[26],"hardware":[28],"accelerators.":[29],"CEDR":[30,89],"unifies":[31],"programming":[32,92],"execution":[34],"such":[36],"platforms,":[37],"enabling":[38],"streamlined":[39],"workflows.":[41],"Building":[42],"prior":[44],"lectures":[45],"tutorials":[47],"at":[48],"ESWEEK":[49],"2023":[50],"ISFPGA":[52],"2023/2025,":[53],"this":[54],"session":[55],"aims":[56],"lower":[58],"the":[59,75,80],"barrier":[60],"research":[62],"prototyping":[64],"in":[65,77],"systems.":[67],"Tailored":[68],"for":[69],"developers":[71],"system":[73],"architects,":[74],"collaboration":[78],"with":[79],"AMD":[81],"University":[82],"Program":[83],"focuses":[84],"key":[86],"capabilities":[87],"through":[90],"exercises,":[93],"including":[94],"development,":[96],"functional":[97],"verification,":[98],"performance":[99],"analysis,":[100],"design":[102],"space":[103],"exploration":[104],"using":[105],"emulation":[106],"FPGA-based":[108],"SoCs.":[109]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-12-10T00:00:00"}