{"id":"https://openalex.org/W4409142069","doi":"https://doi.org/10.1145/3727646","title":"Algorithmic-Level Design Partitioning for Latency Minimization in Multi-Chip and Multi-Die Systems","display_name":"Algorithmic-Level Design Partitioning for Latency Minimization in Multi-Chip and Multi-Die Systems","publication_year":2025,"publication_date":"2025-04-03","ids":{"openalex":"https://openalex.org/W4409142069","doi":"https://doi.org/10.1145/3727646"},"language":"en","primary_location":{"id":"doi:10.1145/3727646","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3727646","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5116904247","display_name":"Cheng Zuo","orcid":"https://orcid.org/0009-0002-7505-8111"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cheng Zuo","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China","School of Microelectronics, Fudan Univeristy, China"],"raw_orcid":"https://orcid.org/0009-0002-7505-8111","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]},{"raw_affiliation_string":"School of Microelectronics, Fudan Univeristy, China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101530541","display_name":"Chang Wu","orcid":"https://orcid.org/0000-0003-2590-6338"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chang Wu","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China","School of Microelectronics, Fudan Univeristy, China"],"raw_orcid":"https://orcid.org/0000-0003-2590-6338","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]},{"raw_affiliation_string":"School of Microelectronics, Fudan Univeristy, China","institution_ids":["https://openalex.org/I4210132426"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03770148,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":"2","first_page":"1","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8693896532058716},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6024933457374573},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5884369611740112},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.5394021272659302},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48415976762771606},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45409318804740906},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4407412111759186},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40014147758483887},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3869437575340271},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22603198885917664},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11165013909339905},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1090799868106842}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8693896532058716},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6024933457374573},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5884369611740112},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.5394021272659302},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48415976762771606},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45409318804740906},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4407412111759186},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40014147758483887},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3869437575340271},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22603198885917664},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11165013909339905},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1090799868106842}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3727646","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3727646","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1992578807","https://openalex.org/W2004247320","https://openalex.org/W2030604232","https://openalex.org/W2073137766","https://openalex.org/W2095117703","https://openalex.org/W2109220922","https://openalex.org/W2112796928","https://openalex.org/W2148750424","https://openalex.org/W2161455936","https://openalex.org/W2570343428","https://openalex.org/W2899799513","https://openalex.org/W3133395503","https://openalex.org/W3173965919","https://openalex.org/W3188178661","https://openalex.org/W3199987448","https://openalex.org/W4200023416","https://openalex.org/W4293023438","https://openalex.org/W4367050909","https://openalex.org/W4386830976","https://openalex.org/W4393002331","https://openalex.org/W4401335869"],"related_works":["https://openalex.org/W4237771018","https://openalex.org/W1572417577","https://openalex.org/W2103384799","https://openalex.org/W2351011383","https://openalex.org/W2099466221","https://openalex.org/W4247903974","https://openalex.org/W2125503095","https://openalex.org/W1550409889","https://openalex.org/W37150954","https://openalex.org/W4242666993"],"abstract_inverted_index":{"In":[0,50],"the":[1,16,106],"post-Moore\u2019s":[2],"Law":[3],"era,":[4],"multi-chip":[5],"and":[6,21,75,112,133],"chiplet":[7],"designs":[8],"have":[9],"become":[10],"important":[11],"trends.":[12],"However,":[13],"due":[14],"to":[15,32,84,119,127],"limited":[17],"inter-chip":[18,76,87,95],"routing":[19,77],"resources":[20],"large":[22,86],"delays,":[23],"partition":[24,72],"a":[25],"design":[26,61,93],"into":[27],"such":[28],"multi-chips":[29],"may":[30],"lead":[31],"performance":[33,48,140],"degradation.":[34],"Existing":[35],"netlist-based":[36],"partitioning":[37,62],"algorithms":[38],"mostly":[39],"targeting":[40],"for":[41,64,94],"cut":[42],"size":[43],"minimization":[44],"do":[45],"not":[46],"handle":[47],"well.":[49],"this":[51],"article,":[52],"we":[53,124],"propose":[54],"an":[55,134],"Integer":[56],"Linear":[57],"Programming":[58],"(ILP)-based":[59],"algorithmic-level":[60],"algorithm":[63],"latency":[65],"minimization.":[66],"Our":[67],"ILP":[68],"formulation":[69],"considers":[70],"both":[71],"resource":[73,78],"constraints":[74],"constraints.":[79],"Multi-cycle":[80],"communication":[81],"is":[82],"considered":[83],"address":[85],"delay,":[88],"together":[89],"with":[90],"local":[91],"cache":[92],"data":[96],"transmission":[97],"bandwidth.":[98],"For":[99,121],"2.5D":[100],"FPGAs,":[101],"our":[102],"approach":[103],"can":[104],"improve":[105],"final":[107],"clock":[108,131],"frequency":[109,132],"by":[110,115],"74.3%":[111],"circuit":[113],"runtime":[114],"60.2%":[116],"when":[117],"compared":[118],"Vivado.":[120],"multi-FPGA":[122],"systems,":[123],"achieve":[125],"5":[126],"29":[128],"times":[129,138],"higher":[130],"average":[135],"of":[136],"11":[137],"better":[139],"over":[141],"Synopsys":[142],"HAPS":[143],"software.":[144]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}