{"id":"https://openalex.org/W4415003219","doi":"https://doi.org/10.1145/3725783.3764412","title":"Exploring B+-Tree Implementations Using Scratchpad Memory","display_name":"Exploring B+-Tree Implementations Using Scratchpad Memory","publication_year":2025,"publication_date":"2025-10-09","ids":{"openalex":"https://openalex.org/W4415003219","doi":"https://doi.org/10.1145/3725783.3764412"},"language":"en","primary_location":{"id":"doi:10.1145/3725783.3764412","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3725783.3764412","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM SIGOPS Asia-Pacific Workshop on Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3725783.3764412","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092742516","display_name":"Takato Hideshima","orcid":"https://orcid.org/0009-0001-8078-3898"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takato Hideshima","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"raw_orcid":"https://orcid.org/0009-0001-8078-3898","affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055482058","display_name":"Tomoharu Ugawa","orcid":"https://orcid.org/0000-0002-3849-8639"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomoharu Ugawa","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"raw_orcid":"https://orcid.org/0000-0002-3849-8639","affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28755962,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"81"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5774999856948853},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.4912000000476837},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.4307999908924103},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41749998927116394},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.35269999504089355},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.31060001254081726},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.29510000348091125},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.28929999470710754}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7663000226020813},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5774999856948853},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5002999901771545},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.4912000000476837},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47200000286102295},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.4307999908924103},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41749998927116394},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40059998631477356},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3564000129699707},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.35269999504089355},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.31060001254081726},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3091999888420105},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.29510000348091125},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.28929999470710754},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.28610000014305115},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.2858999967575073},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.2800000011920929},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.2743000090122223},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.27399998903274536},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2689000070095062},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.26840001344680786},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.26010000705718994},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.2565999925136566},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.2549999952316284}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3725783.3764412","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3725783.3764412","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM SIGOPS Asia-Pacific Workshop on Systems","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3725783.3764412","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3725783.3764412","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM SIGOPS Asia-Pacific Workshop on Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1281578003","display_name":"Allocator Framework for Data Structures to Utilize Multiple Types of Memory Resources in C++","funder_award_id":"24KJ0638","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G5172373463","display_name":null,"funder_award_id":"KAKENHI 22H03566","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2907106711","https://openalex.org/W2913983209","https://openalex.org/W2998432270","https://openalex.org/W3111721177","https://openalex.org/W3175034425","https://openalex.org/W4285121610","https://openalex.org/W4317552925","https://openalex.org/W4321446235","https://openalex.org/W4321448334","https://openalex.org/W4381326936","https://openalex.org/W4401408737","https://openalex.org/W4402475892","https://openalex.org/W4405516673","https://openalex.org/W4407604104"],"related_works":[],"abstract_inverted_index":{"Energy-efficient":[0],"accelerators":[1],"consisting":[2],"of":[3,36,62,65],"processors":[4,24],"equipped":[5],"with":[6],"scratchpad":[7],"memory":[8,27],"(SPM)":[9],"are":[10],"attracting":[11],"attention.":[12],"UPMEM":[13],"is":[14],"one":[15],"such":[16],"accelerator.":[17],"It":[18],"adopts":[19],"the":[20],"processing-in-memory":[21],"approach,":[22],"embedding":[23],"in":[25],"each":[26],"bank":[28],"and":[29,45],"chip":[30],"to":[31],"form":[32],"a":[33],"large":[34],"number":[35],"computing":[37],"units":[38],"called":[39],"DPUs.":[40],"Each":[41],"DPU":[42],"has":[43],"SPM":[44],"its":[46],"own":[47],"DRAM":[48,52],"for":[49],"main":[50],"memory.":[51],"can":[53],"only":[54],"be":[55],"accessed":[56],"via":[57],"DMA,":[58],"which":[59],"transfers":[60],"multiples":[61],"8":[63],"bytes":[64],"data.":[66]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}