{"id":"https://openalex.org/W4408256648","doi":"https://doi.org/10.1145/3722556","title":"A Generalized Constraint Learning and Transfer Methodology with Net-First Graph Neural Network and Selective Topological Search for Hierarchical Analog / Mixed-Signal Circuit Layout Synthesis","display_name":"A Generalized Constraint Learning and Transfer Methodology with Net-First Graph Neural Network and Selective Topological Search for Hierarchical Analog / Mixed-Signal Circuit Layout Synthesis","publication_year":2025,"publication_date":"2025-03-08","ids":{"openalex":"https://openalex.org/W4408256648","doi":"https://doi.org/10.1145/3722556"},"language":"en","primary_location":{"id":"doi:10.1145/3722556","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3722556","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3722556","source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3722556","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102839044","display_name":"Kaichang Chen","orcid":"https://orcid.org/0000-0002-8437-2594"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Kaichang Chen","raw_affiliation_strings":["ESAT-MICAS, KU Leuven","ESAT-MICAS, KU Leuven, Leuven, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-8437-2594","affiliations":[{"raw_affiliation_string":"ESAT-MICAS, KU Leuven","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"ESAT-MICAS, KU Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029270525","display_name":"Georges Gielen","orcid":"https://orcid.org/0000-0002-4061-9428"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Georges Gielen","raw_affiliation_strings":["ESAT-MICAS, KU Leuven","ESAT-MICAS, KU Leuven, Leuven Belgium"],"raw_orcid":"https://orcid.org/0000-0002-4061-9428","affiliations":[{"raw_affiliation_string":"ESAT-MICAS, KU Leuven","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"ESAT-MICAS, KU Leuven, Leuven Belgium","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102839044"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":0.5782,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65065798,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"31","issue":"3","first_page":"1","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8173595666885376},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6023660898208618},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.5662553310394287},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5601851940155029},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.527121365070343},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4883820414543152},{"id":"https://openalex.org/keywords/transfer-of-learning","display_name":"Transfer of learning","score":0.44079506397247314},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4173596203327179},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4003859758377075},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3755946457386017},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12274771928787231}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8173595666885376},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6023660898208618},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.5662553310394287},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5601851940155029},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.527121365070343},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4883820414543152},{"id":"https://openalex.org/C150899416","wikidata":"https://www.wikidata.org/wiki/Q1820378","display_name":"Transfer of learning","level":2,"score":0.44079506397247314},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4173596203327179},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4003859758377075},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3755946457386017},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12274771928787231},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3722556","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3722556","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3722556","source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/782509","is_oa":false,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/782509","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"Acm Transactions On Design Automation Of Electronic Systems, vol. 31 (3), Art.No. 51, (1-32)","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"doi:10.1145/3722556","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3722556","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3722556","source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4408256648.pdf"},"referenced_works_count":44,"referenced_works":["https://openalex.org/W207727687","https://openalex.org/W1597620877","https://openalex.org/W1605203071","https://openalex.org/W2024318264","https://openalex.org/W2059830086","https://openalex.org/W2094934765","https://openalex.org/W2126996785","https://openalex.org/W2127341321","https://openalex.org/W2141776905","https://openalex.org/W2141897596","https://openalex.org/W2145458600","https://openalex.org/W2156152281","https://openalex.org/W2162964517","https://openalex.org/W2806039192","https://openalex.org/W2811209689","https://openalex.org/W2945221971","https://openalex.org/W2965857891","https://openalex.org/W2981725418","https://openalex.org/W3013793321","https://openalex.org/W3084745515","https://openalex.org/W3111845806","https://openalex.org/W3112236443","https://openalex.org/W3127378783","https://openalex.org/W3169517138","https://openalex.org/W3213645510","https://openalex.org/W4206898991","https://openalex.org/W4212908774","https://openalex.org/W4254912988","https://openalex.org/W4282821489","https://openalex.org/W4285292434","https://openalex.org/W4300993850","https://openalex.org/W4312121123","https://openalex.org/W4386159827","https://openalex.org/W4388041735","https://openalex.org/W4390693385","https://openalex.org/W4392678664","https://openalex.org/W4392904786","https://openalex.org/W4393140668","https://openalex.org/W4393146755","https://openalex.org/W4393168966","https://openalex.org/W4396629569","https://openalex.org/W4396949217","https://openalex.org/W4401568634","https://openalex.org/W4402193386"],"related_works":["https://openalex.org/W1978362118","https://openalex.org/W4302105335","https://openalex.org/W1557338618","https://openalex.org/W2153135842","https://openalex.org/W2366036316","https://openalex.org/W1990854414","https://openalex.org/W3201126466","https://openalex.org/W1523663111","https://openalex.org/W2609495350","https://openalex.org/W2081980876"],"abstract_inverted_index":{"Achieving":[0],"efficient":[1,247],"and":[2,29,41,69,95,114,127,132,150,160,163,176,181,203,225],"effective":[3],"automation":[4,21,37],"in":[5,17,88,245],"hierarchical":[6,102,137,209,214],"analog/mixed-signal":[7],"(AMS)":[8],"integrated":[9],"circuit":[10,139],"layout":[11,31,36,140],"synthesis":[12],"remains":[13],"a":[14,57,110,121,129,166],"significant":[15],"challenge":[16],"the":[18,25,63,70,187,191,250],"electronic":[19],"design":[20,27],"domain,":[22],"due":[23],"to":[24,48,84,158,165,190,196,219],"vast":[26],"space":[28],"diverse":[30],"requirements.":[32],"The":[33],"state-of-the-art":[34,251],"AMS":[35,103,138,210,215],"tools,":[38],"like":[39],"ALIGN":[40],"MAGICAL-EDA,":[42],"utilize":[43],"constraints":[44,66,87,126],"extracted":[45],"by":[46,146],"designers":[47],"address":[49,120],"this":[50,106],"challenge.":[51],"This":[52,184],"constraint":[53,99,112,198,243],"extraction":[54],"is,":[55],"however,":[56],"problem":[58],"on":[59,101,208,213],"its":[60],"own":[61],"when":[62],"number":[64],"of":[65,125,170,193,238],"gets":[67],"larger":[68],"designs":[71],"become":[72],"more":[73,130,167,226],"complicated.":[74],"Recently,":[75],"graph":[76],"neural":[77],"network":[78],"(GNN)-based":[79],"methods":[80],"have":[81],"been":[82],"explored":[83],"extract":[85],"inter-symmetry":[86],"analog":[89],"circuits,":[90],"although":[91],"with":[92,217],"limited":[93],"accuracy":[94],"applicability":[96],"for":[97,136,178,206,241],"other":[98],"types":[100,199,244],"circuits.":[104,211],"In":[105],"article,":[107],"we":[108],"propose":[109],"generalized":[111,168],"learning":[113],"transfer":[115,164,197],"(CLT)":[116],"framework":[117,185,231],"that":[118],"can":[119],"generalized,":[122],"wider":[123],"range":[124,169],"offers":[128],"accurate":[131],"robust":[133],"CLT":[134,235,252],"methodology":[135],"synthesis.":[141],"A":[142],"generate-and-aggregate":[143],"approach":[144],"enhanced":[145],"net-first":[147],"GNN":[148],"(Nest-GNN)":[149],"selective":[151],"topological":[152],"search":[153],"(SelecTS)":[154],"algorithms":[155],"is":[156,186],"introduced":[157],"accurately":[159],"efficiently":[161],"learn":[162],"constraint,":[171],"including":[172],"symmetry,":[173],"impedance":[174,204],"matching,":[175,205],"grouping":[177,202],"both":[179],"placement":[180],"routing":[182],"(P&R).":[183],"first":[188],"one,":[189],"best":[192],"our":[194,230],"knowledge,":[195],"such":[200],"as":[201],"P&R":[207],"Tested":[212],"circuits":[216],"up":[218],"25":[220],"hierarchies,":[221],"over":[222,239],"1,000":[223],"devices,":[224],"than":[227],"500":[228],"nets,":[229],"achieves":[232],"an":[233,246],"average":[234],"F1":[236],"score":[237],"0.98":[240],"all":[242],"way,":[248],"outperforming":[249],"methods.":[253]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}