{"id":"https://openalex.org/W4412119711","doi":"https://doi.org/10.1145/3719384.3719437","title":"Adversarial Examples for Field Programmable Gate Array based AI Module","display_name":"Adversarial Examples for Field Programmable Gate Array based AI Module","publication_year":2024,"publication_date":"2024-12-14","ids":{"openalex":"https://openalex.org/W4412119711","doi":"https://doi.org/10.1145/3719384.3719437"},"language":"en","primary_location":{"id":"doi:10.1145/3719384.3719437","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3719384.3719437","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 7th Artificial Intelligence and Cloud Computing Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078844713","display_name":"Yusuke Nozaki","orcid":"https://orcid.org/0000-0003-1369-8500"},"institutions":[{"id":"https://openalex.org/I96636082","display_name":"Meijo University","ror":"https://ror.org/04h42fc75","country_code":"JP","type":"education","lineage":["https://openalex.org/I96636082"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yusuke Nozaki","raw_affiliation_strings":["Meijo University, Japan, Nagoya, Japan"],"raw_orcid":"https://orcid.org/0000-0003-1369-8500","affiliations":[{"raw_affiliation_string":"Meijo University, Japan, Nagoya, Japan","institution_ids":["https://openalex.org/I96636082"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064804883","display_name":"Shu Takemoto","orcid":"https://orcid.org/0009-0009-8861-2346"},"institutions":[{"id":"https://openalex.org/I96636082","display_name":"Meijo University","ror":"https://ror.org/04h42fc75","country_code":"JP","type":"education","lineage":["https://openalex.org/I96636082"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shu Takemoto","raw_affiliation_strings":["Meijo University, Japan, Nagoya, Japan"],"raw_orcid":"https://orcid.org/0009-0009-8861-2346","affiliations":[{"raw_affiliation_string":"Meijo University, Japan, Nagoya, Japan","institution_ids":["https://openalex.org/I96636082"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014974347","display_name":"Masaya Yoshikawa","orcid":"https://orcid.org/0009-0008-9399-1902"},"institutions":[{"id":"https://openalex.org/I96636082","display_name":"Meijo University","ror":"https://ror.org/04h42fc75","country_code":"JP","type":"education","lineage":["https://openalex.org/I96636082"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masaya Yoshikawa","raw_affiliation_strings":["Meijo University, Japan, Nagoya, Japan"],"raw_orcid":"https://orcid.org/0009-0008-9399-1902","affiliations":[{"raw_affiliation_string":"Meijo University, Japan, Nagoya, Japan","institution_ids":["https://openalex.org/I96636082"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26411411,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"361","last_page":"365"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11689","display_name":"Adversarial Robustness in Machine Learning","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11689","display_name":"Adversarial Robustness in Machine Learning","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.624122142791748},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.6206178069114685},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5996513366699219},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.5664434432983398},{"id":"https://openalex.org/keywords/adversarial-system","display_name":"Adversarial system","score":0.5305115580558777},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5093621015548706},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48058629035949707},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41352805495262146},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40934738516807556},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3948433995246887},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.261736124753952},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21488618850708008},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.16159021854400635},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08946004509925842},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07339519262313843},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.06733903288841248}],"concepts":[{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.624122142791748},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.6206178069114685},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5996513366699219},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.5664434432983398},{"id":"https://openalex.org/C37736160","wikidata":"https://www.wikidata.org/wiki/Q1801315","display_name":"Adversarial system","level":2,"score":0.5305115580558777},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5093621015548706},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48058629035949707},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41352805495262146},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40934738516807556},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3948433995246887},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.261736124753952},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21488618850708008},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.16159021854400635},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08946004509925842},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07339519262313843},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.06733903288841248},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3719384.3719437","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3719384.3719437","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 7th Artificial Intelligence and Cloud Computing Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2180612164","https://openalex.org/W2607219512","https://openalex.org/W2903582334","https://openalex.org/W2952943164","https://openalex.org/W2999961491","https://openalex.org/W3001357914","https://openalex.org/W3102720581","https://openalex.org/W4212996161","https://openalex.org/W4293580221","https://openalex.org/W4297814571","https://openalex.org/W4300725094","https://openalex.org/W4385819831","https://openalex.org/W4401747188"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2466591189","https://openalex.org/W4309935840","https://openalex.org/W2764789987","https://openalex.org/W2038293309","https://openalex.org/W1972395546","https://openalex.org/W2085192548","https://openalex.org/W150753669","https://openalex.org/W1966262200","https://openalex.org/W1537198282"],"abstract_inverted_index":{"Applications":[0],"of":[1,10,18,26,36,71],"edge":[2],"AI":[3,27,45,84,97],"technology":[4],"are":[5],"expected":[6],"in":[7,23],"a":[8,77],"variety":[9],"fields.":[11],"On":[12],"the":[13,24,34],"other":[14],"hand,":[15],"various":[16],"threats":[17,70],"attacks":[19],"have":[20,64],"been":[21,65],"reported":[22],"application":[25],"technologies.":[28],"It":[29],"is":[30,51,76],"important":[31],"to":[32,46,53,59],"evaluate":[33,60],"security":[35,69],"these":[37],"attacks.":[38],"Since":[39],"adversarial":[40],"examples":[41],"(AEs)":[42],"can":[43],"lead":[44],"make":[47],"incorrect":[48],"inferences,":[49],"it":[50],"required":[52],"implement":[54],"countermeasures":[55],"against":[56],"them":[57],"and":[58,99],"security.":[61,102],"However,":[62],"there":[63],"insufficient":[66],"studies":[67],"on":[68],"AE":[72,91],"for":[73,94],"LUT-Network,":[74],"which":[75],"field":[78],"programmable":[79],"gate":[80],"array":[81],"(FPGA)":[82],"oriented":[83,96],"implementation.":[85],"Therefore,":[86],"this":[87],"study":[88],"proposes":[89],"an":[90],"generation":[92],"method":[93],"FPGA":[95],"module":[98],"evaluates":[100],"its":[101]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}