{"id":"https://openalex.org/W4412016780","doi":"https://doi.org/10.1145/3719276.3725178","title":"Logic Gate Network Inference Acceleration with RISC-V Custom Instruction Set","display_name":"Logic Gate Network Inference Acceleration with RISC-V Custom Instruction Set","publication_year":2025,"publication_date":"2025-05-28","ids":{"openalex":"https://openalex.org/W4412016780","doi":"https://doi.org/10.1145/3719276.3725178"},"language":"en","primary_location":{"id":"doi:10.1145/3719276.3725178","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3719276.3725178","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3719276.3725178","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3719276.3725178","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100663083","display_name":"Xingbo Wang","orcid":"https://orcid.org/0000-0001-9349-2718"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xingbo Wang","raw_affiliation_strings":["Southern University of Science and Technology, Shenzhen, China"],"raw_orcid":"https://orcid.org/0000-0001-9349-2718","affiliations":[{"raw_affiliation_string":"Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003788344","display_name":"Chenxi Feng","orcid":"https://orcid.org/0000-0002-5781-9311"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenxi Feng","raw_affiliation_strings":["Southern University of Science and Technology, Shenzhen, China"],"raw_orcid":"https://orcid.org/0000-0002-5781-9311","affiliations":[{"raw_affiliation_string":"Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001303194","display_name":"Xinyu Kang","orcid":"https://orcid.org/0000-0003-1640-6198"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinyu Kang","raw_affiliation_strings":["Southern University of Science and Technology, Shenzhen, China"],"raw_orcid":"https://orcid.org/0000-0003-1640-6198","affiliations":[{"raw_affiliation_string":"Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000483273","display_name":"Yuru Li","orcid":"https://orcid.org/0009-0004-0832-770X"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuru Li","raw_affiliation_strings":["Southern University of Science and Technology, Shenzhen, China"],"raw_orcid":"https://orcid.org/0009-0004-0832-770X","affiliations":[{"raw_affiliation_string":"Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103194141","display_name":"Yucong Huang","orcid":"https://orcid.org/0000-0002-8499-4254"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Yucong Huang","raw_affiliation_strings":["Hong Kong University of Science and Technology, Hong Kong, China"],"raw_orcid":"https://orcid.org/0000-0002-8499-4254","affiliations":[{"raw_affiliation_string":"Hong Kong University of Science and Technology, Hong Kong, China","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007760320","display_name":"Terry Tao Ye","orcid":"https://orcid.org/0000-0002-4359-3550"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Terry Tao Ye","raw_affiliation_strings":["Southern University of Science and Technology, Shenzhen, China"],"raw_orcid":"https://orcid.org/0000-0002-4359-3550","affiliations":[{"raw_affiliation_string":"Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4819,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.87457762,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"205","last_page":"211"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7100716233253479},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.5239784121513367},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5118297934532166},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5053613781929016},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5000796318054199},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.4652140438556671},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4472118020057678},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.4256947636604309},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.41021233797073364},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.39647313952445984},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3957422375679016},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32832521200180054},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.32231763005256653},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2213442623615265},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17610594630241394},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10445955395698547}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7100716233253479},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.5239784121513367},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5118297934532166},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5053613781929016},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5000796318054199},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.4652140438556671},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4472118020057678},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4256947636604309},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.41021233797073364},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39647313952445984},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3957422375679016},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32832521200180054},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.32231763005256653},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2213442623615265},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17610594630241394},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10445955395698547},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3719276.3725178","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3719276.3725178","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3719276.3725178","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-172322","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-172322","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":{"id":"doi:10.1145/3719276.3725178","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3719276.3725178","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3719276.3725178","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4412016780.pdf","grobid_xml":"https://content.openalex.org/works/W4412016780.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W2963163009","https://openalex.org/W2963255460","https://openalex.org/W2967651057","https://openalex.org/W2982479999","https://openalex.org/W3082370627","https://openalex.org/W3091203602","https://openalex.org/W3093500627","https://openalex.org/W3104801087","https://openalex.org/W3158437845","https://openalex.org/W4313465452","https://openalex.org/W4327522190","https://openalex.org/W4386280980","https://openalex.org/W4391547488","https://openalex.org/W4391746431","https://openalex.org/W4402426679","https://openalex.org/W4403022251"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2370649629","https://openalex.org/W2386022279","https://openalex.org/W2146588118","https://openalex.org/W3129977055","https://openalex.org/W2121963733","https://openalex.org/W1999759102","https://openalex.org/W2356714888","https://openalex.org/W1508704343","https://openalex.org/W1977171228"],"abstract_inverted_index":{"Logic":[0],"Gate":[1],"Networks":[2],"(LGNs)":[3],"exploit":[4],"the":[5,16,21,24,48,53,59,88,104,128,186,189,209],"similarity":[6],"between":[7],"neural":[8],"networks":[9,13],"and":[10,14,45,55,61,106,121,156,197,203],"logic":[11,19],"circuit":[12],"replace":[15],"neurons":[17,25],"with":[18,127],"gates.Consequently,":[20],"computation":[22,49],"inside":[23],"can":[26,37,134],"be":[27,38,135],"replaced":[28],"by":[29,40],"Boolean":[30],"operations":[31,33],"(16":[32],"for":[34,147],"two-input":[35],"logic).LGNs":[36],"implemented":[39,118],"logic-based":[41],"instructions":[42,101,133],"in":[43,140,149],"processors":[44],"significantly":[46,184],"reduce":[47],"overhead":[50],"during":[51,180],"inference.However,":[52],"encoding":[54,105],"decoding":[56,107],"processes":[57,79,108],"at":[58],"input":[60],"output":[62],"stages":[63],"of":[64,91,109,167,212],"LGNs":[65],"face":[66],"efficiency":[67,211],"challenges":[68],"when":[69],"using":[70,123],"traditional":[71],"RISC-V":[72,112,174],"instruction":[73],"sets.This":[74],"limitation":[75],"arises":[76],"because":[77],"these":[78],"rely":[80],"on":[81,119,153],"one-bit":[82],"operations,":[83],"which":[84],"cannot":[85],"fully":[86],"utilize":[87],"32-bit":[89],"bandwidth":[90],"standard":[92],"instructions.In":[93],"this":[94],"work,":[95],"we":[96],"proposed":[97],"four":[98],"custom":[99,132],"RISC-V-based":[100],"to":[102,171,215],"accelerate":[103],"LGNs.An":[110],"applicationspecific":[111],"processor,":[113],"called":[114,136],"RV-LGN,":[115],"has":[116],"been":[117],"FPGA":[120],"synthesized":[122],"Synopsys\u00ae":[124],"Design":[125],"Compiler":[126],"CMOS":[129],"55nm":[130],"process.The":[131],"via":[137],"in-line":[138],"assembly":[139],"C":[141],"code,":[142],"making":[143],"RV-LGN":[144,162,213],"highly":[145],"promising":[146],"implementation":[148],"edge":[150],"devices.Benchmark":[151],"tests":[152],"MIT-BIH,":[154],"MNIST,":[155],"CIFAR-10":[157,198],"classification":[158],"tasks":[159,199],"demonstrate":[160],"that":[161],"achieves":[163],"a":[164,172],"runtime":[165],"reduction":[166],"over":[168],"87%":[169],"compared":[170,214],"generic":[173],"RV32IM":[175],"ISA":[176],"processor.Additionally,":[177],"power":[178],"consumption":[179,191],"LGN":[181],"inference":[182],"is":[183,192],"reduced.For":[185],"MIT-BIH":[187],"dataset,":[188],"energy":[190],"0.098":[193],"\u00b5J/Beat,":[194],"while":[195],"MNIST":[196],"require":[200],"0.18":[201],"\u00b5J/Image":[202],"0.51":[204],"\u00b5J/Image,":[205],"respectively.These":[206],"results":[207],"highlight":[208],"superior":[210],"other":[216],"processors.":[217]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}