{"id":"https://openalex.org/W4412038587","doi":"https://doi.org/10.1145/3719276.3725172","title":"CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor","display_name":"CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor","publication_year":2025,"publication_date":"2025-05-28","ids":{"openalex":"https://openalex.org/W4412038587","doi":"https://doi.org/10.1145/3719276.3725172"},"language":"en","primary_location":{"id":"doi:10.1145/3719276.3725172","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3719276.3725172","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3719276.3725172","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3719276.3725172","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5118825885","display_name":"Christopher Reinwardt","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Christopher Reinwardt","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Z\u00fcrich, Z\u00fcrich, Switzerland"],"raw_orcid":"https://orcid.org/0009-0004-3184-0763","affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057338073","display_name":"Robert Balas","orcid":"https://orcid.org/0000-0002-7231-9315"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Robert Balas","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-7231-9315","affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017154351","display_name":"Alessandro Ottaviano","orcid":"https://orcid.org/0009-0000-9924-3536"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alessandro Ottaviano","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland"],"raw_orcid":"https://orcid.org/0009-0000-9924-3536","affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052915995","display_name":"Angelo Garofalo","orcid":"https://orcid.org/0000-0002-7495-6895"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Angelo Garofalo","raw_affiliation_strings":["University of Bologna, Bologna, Italy"],"raw_orcid":"https://orcid.org/0000-0002-7495-6895","affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland and University of Bologna, Bologna, Italy"],"raw_orcid":"https://orcid.org/0000-0001-8068-3806","affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland and University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I35440088","https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5151,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.78358506,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"116","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7598046064376831},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7300816774368286},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6369315385818481},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.6200459003448486},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5192853808403015},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5133377909660339},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.42816686630249023},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38622957468032837},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3761042654514313},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3708786964416504},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37029901146888733},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3481978476047516},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34153062105178833},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14108461141586304},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.13232719898223877}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7598046064376831},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7300816774368286},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6369315385818481},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.6200459003448486},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5192853808403015},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5133377909660339},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.42816686630249023},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38622957468032837},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3761042654514313},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3708786964416504},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37029901146888733},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3481978476047516},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34153062105178833},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14108461141586304},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.13232719898223877},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3719276.3725172","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3719276.3725172","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3719276.3725172","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/1025797","is_oa":true,"landing_page_url":"https://dl.acm.org/doi/10.1145/3719276.3725172","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"doi:10.1145/3719276.3725172","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3719276.3725172","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3719276.3725172","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6299999952316284}],"awards":[{"id":"https://openalex.org/G5531256694","display_name":"High Performance, Safe, Secure, Open-Source Leveraged RISC-V Domain-Specific Ecosystems","funder_award_id":"101112274","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320334322","display_name":"HORIZON EUROPE Framework Programme","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4412038587.pdf","grobid_xml":"https://content.openalex.org/works/W4412038587.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W1565155098","https://openalex.org/W1593242209","https://openalex.org/W1963479629","https://openalex.org/W2597954073","https://openalex.org/W2936567838","https://openalex.org/W3184118166","https://openalex.org/W4382119943"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W1976766385","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W4364295250"],"abstract_inverted_index":{"The":[0],"increasing":[1],"complexity":[2],"of":[3,67,104,130,184],"autonomous":[4],"systems":[5],"has":[6],"driven":[7],"a":[8,153,195],"shift":[9],"to":[10,110,117,181,204],"integrated":[11],"heterogeneous":[12],"SoCs":[13],"with":[14,50,82,171,193],"real-time":[15],"and":[16,21,40,46,93,132,137,142,199],"safety":[17],"demands.Ensuring":[18],"deterministic":[19],"WCETs":[20],"low-latency":[22],"for":[23,76,122,146,161],"critical":[24,123,147,162,186],"tasks":[25],"requires":[26],"minimizing":[27],"interference":[28,167],"on":[29,174],"shared":[30],"resources":[31],"like":[32],"virtual":[33,79],"memory.Existing":[34],"techniques,":[35],"such":[36],"as":[37],"software":[38],"coloring":[39],"memory":[41,52,80,97,124],"replication,":[42],"introduce":[43],"significant":[44],"area":[45,84,197],"performance":[47],"overhead,":[48],"especially":[49],"virtualized":[51,154],"where":[53],"address":[54,59,120],"translation":[55,121],"adds":[56],"latency":[57],"uncertainty.To":[58],"these":[60],"limitations,":[61],"we":[62],"propose":[63],"CVA6-VMRT,":[64],"an":[65],"extension":[66],"the":[68,107,185,205],"open-source":[69],"RISC-V":[70],"CVA6":[71,207],"core,":[72],"adding":[73],"hardware":[74],"support":[75],"predictability":[77],"in":[78],"access":[81,144],"minimal":[83,172],"overhead.CVA6-VMRT":[85],"features":[86],"dynamically":[87],"partitioned":[88],"Translation":[89],"Look-aside":[90],"Buffers":[91],"(TLBs)":[92],"hybrid":[94],"L1":[95],"cache/scratchpad":[96],"(SPM)":[98],"functionality.It":[99],"allows":[100],"finegrained":[101],"per-thread":[102],"control":[103],"resources,":[105],"enabling":[106],"operating":[108],"system":[109],"manage":[111],"TLB":[112],"replacements,":[113],"including":[114],"static":[115],"overwrites,":[116],"ensure":[118],"single-cycle":[119],"regions.Additionally,":[125],"CVA6-VMRT":[126,156],"enables":[127],"runtime":[128],"partitioning":[129],"data":[131,148],"instruction":[133],"caches":[134],"into":[135],"cache":[136],"SPM":[138],"sections,":[139],"providing":[140],"low":[141],"predictable":[143],"times":[145],"without":[149],"impacting":[150],"other":[151],"accesses.In":[152],"setting,":[155],"enhances":[157],"execution":[158,178,183],"time":[159,179],"determinism":[160],"guests":[163,187],"by":[164],"94%":[165],"during":[166],"from":[168],"non-critical":[169],"guests,":[170],"impact":[173],"their":[175],"average":[176],"absolute":[177],"compared":[180,203],"isolated":[182],"only.This":[188],"interference-aware":[189],"behaviour":[190],"is":[191],"achieved":[192],"just":[194],"4%":[196],"overhead":[198],"no":[200],"timing":[201],"penalty":[202],"baseline":[206],"core.":[208]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}