{"id":"https://openalex.org/W4411713783","doi":"https://doi.org/10.1145/3716368.3735277","title":"Maximizing Sub-Array Resource Utilization in Digital Processing-in-Memory: A Versatile Hardware-Aware Approach","display_name":"Maximizing Sub-Array Resource Utilization in Digital Processing-in-Memory: A Versatile Hardware-Aware Approach","publication_year":2025,"publication_date":"2025-06-27","ids":{"openalex":"https://openalex.org/W4411713783","doi":"https://doi.org/10.1145/3716368.3735277"},"language":"en","primary_location":{"id":"doi:10.1145/3716368.3735277","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3716368.3735277","pdf_url":null,"source":null,"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2025","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3716368.3735277","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5118659783","display_name":"Gamana Aragonda","orcid":null},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gamana Aragonda","raw_affiliation_strings":["New Jersey Institute of Technology, NEWARK, NJ, USA"],"affiliations":[{"raw_affiliation_string":"New Jersey Institute of Technology, NEWARK, NJ, USA","institution_ids":["https://openalex.org/I118118575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078184577","display_name":"Deniz Najafi","orcid":"https://orcid.org/0009-0008-2734-8935"},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deniz Najafi","raw_affiliation_strings":["New Jersey Institute of Technology, NEWARK, NJ, USA"],"affiliations":[{"raw_affiliation_string":"New Jersey Institute of Technology, NEWARK, NJ, USA","institution_ids":["https://openalex.org/I118118575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092581221","display_name":"Deepak Vungarala","orcid":null},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deepak Vungarala","raw_affiliation_strings":["New Jersey Institute of Technology, NEWARK, NJ, USA"],"affiliations":[{"raw_affiliation_string":"New Jersey Institute of Technology, NEWARK, NJ, USA","institution_ids":["https://openalex.org/I118118575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014997518","display_name":"Sepehr Tabrizchi","orcid":"https://orcid.org/0000-0001-5105-3450"},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sepehr Tabrizchi","raw_affiliation_strings":["University of Illinois Chicago, Chicago, Illinois, USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois Chicago, Chicago, Illinois, USA","institution_ids":["https://openalex.org/I39422238"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077392159","display_name":"Arman Roohi","orcid":"https://orcid.org/0000-0002-0900-8768"},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arman Roohi","raw_affiliation_strings":["University of Illinois Chicago, Chicago, USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois Chicago, Chicago, USA","institution_ids":["https://openalex.org/I39422238"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051680668","display_name":"Shaahin Angizi","orcid":"https://orcid.org/0000-0003-2289-6381"},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaahin Angizi","raw_affiliation_strings":["New Jersey Institute of Technology, NEWARK, NJ, USA"],"affiliations":[{"raw_affiliation_string":"New Jersey Institute of Technology, NEWARK, NJ, USA","institution_ids":["https://openalex.org/I118118575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5118659783"],"corresponding_institution_ids":["https://openalex.org/I118118575"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16395978,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"817","last_page":"822"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7497106790542603},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5779576301574707},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4936298131942749},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47544050216674805},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.45496612787246704},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4548450708389282},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3103628158569336},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1005556583404541}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7497106790542603},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5779576301574707},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4936298131942749},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47544050216674805},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.45496612787246704},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4548450708389282},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3103628158569336},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1005556583404541}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3716368.3735277","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3716368.3735277","pdf_url":null,"source":null,"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2025","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3716368.3735277","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3716368.3735277","pdf_url":null,"source":null,"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2025","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2010202670","https://openalex.org/W2214682759","https://openalex.org/W2396622873","https://openalex.org/W2801000640","https://openalex.org/W2911910392","https://openalex.org/W2933452742","https://openalex.org/W3090416062","https://openalex.org/W3139521791","https://openalex.org/W3208067593","https://openalex.org/W3208883416","https://openalex.org/W4200568566","https://openalex.org/W4293218370","https://openalex.org/W4294310671","https://openalex.org/W4301409763","https://openalex.org/W4312855541","https://openalex.org/W4312910656","https://openalex.org/W4313060082","https://openalex.org/W4377969852","https://openalex.org/W4380785656","https://openalex.org/W4387917719","https://openalex.org/W4388755585","https://openalex.org/W4389166767","https://openalex.org/W4399487207","https://openalex.org/W4405022738"],"related_works":["https://openalex.org/W1487697053","https://openalex.org/W2612219836","https://openalex.org/W2079019992","https://openalex.org/W2561005478","https://openalex.org/W47036539","https://openalex.org/W2188391409","https://openalex.org/W2043352873","https://openalex.org/W2999459628","https://openalex.org/W2761739353","https://openalex.org/W2738228043"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}