{"id":"https://openalex.org/W4411713404","doi":"https://doi.org/10.1145/3716368.3735174","title":"ASF-CRB: an Energy-Efficient Activity-Balanced Charge-Recycling Bus Architecture Based on Alternate Signal Flipping","display_name":"ASF-CRB: an Energy-Efficient Activity-Balanced Charge-Recycling Bus Architecture Based on Alternate Signal Flipping","publication_year":2025,"publication_date":"2025-06-27","ids":{"openalex":"https://openalex.org/W4411713404","doi":"https://doi.org/10.1145/3716368.3735174"},"language":"en","primary_location":{"id":"doi:10.1145/3716368.3735174","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3716368.3735174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2025","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Xiangyu Ran","orcid":"https://orcid.org/0000-0002-5436-0066"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiangyu Ran","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-5436-0066","affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025623030","display_name":"Chuxiong Lin","orcid":"https://orcid.org/0000-0001-9954-9025"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chuxiong Lin","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-9954-9025","affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018275885","display_name":"Jieyu Li","orcid":"https://orcid.org/0000-0002-9147-3756"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jieyu Li","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-9147-3756","affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101583945","display_name":"Weifeng He","orcid":"https://orcid.org/0000-0002-7753-644X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-7753-644X","affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"292","last_page":"297"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5488333702087402},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5436654686927795},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.52227783203125},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5131540894508362},{"id":"https://openalex.org/keywords/charge","display_name":"Charge (physics)","score":0.4607601463794708},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34286606311798096},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3252410888671875},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2007404863834381},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19291147589683533}],"concepts":[{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5488333702087402},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5436654686927795},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.52227783203125},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5131540894508362},{"id":"https://openalex.org/C188082385","wikidata":"https://www.wikidata.org/wiki/Q73792","display_name":"Charge (physics)","level":2,"score":0.4607601463794708},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34286606311798096},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3252410888671875},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2007404863834381},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19291147589683533},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3716368.3735174","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3716368.3735174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2025","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2058326812","https://openalex.org/W2071856391","https://openalex.org/W2098808037","https://openalex.org/W2103692532","https://openalex.org/W2138554927","https://openalex.org/W2164480131","https://openalex.org/W2171825402","https://openalex.org/W2802000047","https://openalex.org/W3015773489","https://openalex.org/W3212214628"],"related_works":["https://openalex.org/W2588198209","https://openalex.org/W1909006023","https://openalex.org/W4205824991","https://openalex.org/W3200723557","https://openalex.org/W4312713546","https://openalex.org/W2362195430","https://openalex.org/W2347494122","https://openalex.org/W2567983276","https://openalex.org/W1598846888","https://openalex.org/W2044411622"],"abstract_inverted_index":{"Charge-recycling":[0],"bus":[1],"(CRB)":[2],"achieves":[3,161],"quadratic":[4],"energy":[5,59,132,165,178],"savings":[6],"by":[7],"stacking":[8],"two":[9,31,96],"data":[10,27,65,114],"channels":[11],"between":[12,116],"VDD":[13],"and":[14,38,104,109,131,134,171],"VSS.":[15],"However,":[16],"it":[17],"suffers":[18],"from":[19],"middle":[20],"voltage":[21],"(VMID)":[22],"drift":[23,55],"due":[24],"to":[25,107,112,123,127,163],"unbalanced":[26],"activities":[28,106,115],"of":[29],"the":[30,53,75,129,182],"channels,":[32],"which":[33],"increases":[34],"signal":[35,76],"propagation":[36],"delay":[37,130],"causes":[39],"timing":[40],"violations.":[41],"In":[42],"this":[43],"paper,":[44],"we":[45],"present":[46],"ASF-CRB,":[47],"a":[48,63,82,135,152],"CRB":[49,184],"architecture":[50,138],"that":[51,159],"addresses":[52],"VMID":[54,169,174],"problem":[56],"at":[57,84,151,167,176],"minimum":[58],"costs":[60],"based":[61],"on":[62],"novel":[64],"transmission":[66,77],"scheme":[67],"named":[68],"Alternate":[69],"Signal":[70],"Flipping":[71],"(ASF).":[72],"By":[73],"reconfiguring":[74],"path":[78],"every":[79,95],"cycle":[80],"through":[81],"multiplexer":[83],"each":[85,101],"pipeline":[86,97],"stage,":[87],"ASF":[88],"ensures":[89],"all":[90],"bits":[91],"flip":[92],"once":[93],"in":[94,143],"stages.":[98],"This":[99],"averages":[100],"channel's":[102],"high":[103],"low":[105],"50%":[108],"thus":[110],"contributes":[111],"balanced":[113],"stacked":[117],"channels.":[118],"Lightweight":[119],"latch":[120],"structures":[121],"tailored":[122],"CRBs":[124],"are":[125],"presented":[126],"minimize":[128],"overheads,":[133],"complete":[136],"ASF-CRB":[137,148,160],"is":[139,149],"developed":[140],"for":[141],"applicability":[142],"VLSI":[144],"systems.":[145],"The":[146],"proposed":[147],"implemented":[150],"28nm":[153],"CMOS":[154],"process.":[155],"Post-layout":[156],"simulations":[157],"show":[158],"up":[162],"41.0%":[164],"saving":[166],"similar":[168,177],"stability":[170],"\u223c2.7\u00d7":[172],"smaller":[173],"drifts":[175],"consumption":[179],"compared":[180],"with":[181],"state-of-the-art":[183],"structure.":[185]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}