{"id":"https://openalex.org/W4407953457","doi":"https://doi.org/10.1145/3706628.3708865","title":"An Efficient Traversal Method for FPGA Interconnect Testing Based on Regular Routing","display_name":"An Efficient Traversal Method for FPGA Interconnect Testing Based on Regular Routing","publication_year":2025,"publication_date":"2025-02-26","ids":{"openalex":"https://openalex.org/W4407953457","doi":"https://doi.org/10.1145/3706628.3708865"},"language":"en","primary_location":{"id":"doi:10.1145/3706628.3708865","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3706628.3708865","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3706628.3708865","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3706628.3708865","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075963534","display_name":"Wenwei Chen","orcid":"https://orcid.org/0009-0006-9813-4673"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenwei Chen","raw_affiliation_strings":["Fudan University, School of Microelectronics, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0006-9813-4673","affiliations":[{"raw_affiliation_string":"Fudan University, School of Microelectronics, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Lin Ye","orcid":"https://orcid.org/0009-0000-9003-4447"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lin Ye","raw_affiliation_strings":["Fudan University, School of Microelectronics, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0000-9003-4447","affiliations":[{"raw_affiliation_string":"Fudan University, School of Microelectronics, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"XiaoTong Zhao","orcid":"https://orcid.org/0009-0005-9866-1564"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"XiaoTong Zhao","raw_affiliation_strings":["Fudan University, School of Microelectronics, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0005-9866-1564","affiliations":[{"raw_affiliation_string":"Fudan University, School of Microelectronics, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Tongshu Ding","orcid":"https://orcid.org/0009-0008-3672-2327"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tongshu Ding","raw_affiliation_strings":["Fudan University, School of Mathematical Sciences, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0008-3672-2327","affiliations":[{"raw_affiliation_string":"Fudan University, School of Mathematical Sciences, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jian Wang","orcid":"https://orcid.org/0000-0002-6086-1924"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Wang","raw_affiliation_strings":["Fudan University, School of Microelectronics, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-6086-1924","affiliations":[{"raw_affiliation_string":"Fudan University, School of Microelectronics, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinmei Lai","raw_affiliation_strings":["Fudan University, School of Microelectronics, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0003-5238-4720","affiliations":[{"raw_affiliation_string":"Fudan University, School of Microelectronics, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tree-traversal","display_name":"Tree traversal","score":0.8326144218444824},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7372588515281677},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7225641012191772},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.673160195350647},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5815328359603882},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47114744782447815},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4599989354610443},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4197773337364197},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.21894732117652893},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11458060145378113}],"concepts":[{"id":"https://openalex.org/C140745168","wikidata":"https://www.wikidata.org/wiki/Q1210082","display_name":"Tree traversal","level":2,"score":0.8326144218444824},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7372588515281677},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7225641012191772},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.673160195350647},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5815328359603882},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47114744782447815},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4599989354610443},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4197773337364197},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21894732117652893},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11458060145378113}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3706628.3708865","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3706628.3708865","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3706628.3708865","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3706628.3708865","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3706628.3708865","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3706628.3708865","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4407953457.pdf"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1984291278","https://openalex.org/W2000660711","https://openalex.org/W2014316444","https://openalex.org/W2040530211","https://openalex.org/W2113846353","https://openalex.org/W2125534969","https://openalex.org/W2145586892","https://openalex.org/W2148195106","https://openalex.org/W2158724905","https://openalex.org/W2162529266","https://openalex.org/W2175582256","https://openalex.org/W2555793542","https://openalex.org/W2946454544","https://openalex.org/W2953326246","https://openalex.org/W2975762994","https://openalex.org/W2981105263","https://openalex.org/W3111605797","https://openalex.org/W3132749493","https://openalex.org/W3166559827","https://openalex.org/W4383551891"],"related_works":["https://openalex.org/W170547082","https://openalex.org/W2136735429","https://openalex.org/W2587876411","https://openalex.org/W2358332176","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2154356865"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}