{"id":"https://openalex.org/W4407953481","doi":"https://doi.org/10.1145/3706628.3708861","title":"An Empirical Comparision of LLM-based Hardware Design and High-level Synthesis","display_name":"An Empirical Comparision of LLM-based Hardware Design and High-level Synthesis","publication_year":2025,"publication_date":"2025-02-26","ids":{"openalex":"https://openalex.org/W4407953481","doi":"https://doi.org/10.1145/3706628.3708861"},"language":"en","primary_location":{"id":"doi:10.1145/3706628.3708861","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3706628.3708861","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3706628.3708861","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3706628.3708861","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110945001","display_name":"Fan Cui","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Fan Cui","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020227581","display_name":"Youwei Xiao","orcid":"https://orcid.org/0000-0002-3636-3685"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Youwei Xiao","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000718123","display_name":"Kexing Zhou","orcid":"https://orcid.org/0000-0001-7635-3425"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kexing Zhou","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100604860","display_name":"Yun Liang","orcid":"https://orcid.org/0000-0002-9076-7998"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yun Liang","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5110945001"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0265025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"53","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.958299994468689,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.958299994468689,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9362999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9344000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6275848150253296},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5754200220108032},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44323915243148804},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.43581265211105347},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37237170338630676},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35557079315185547},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21633100509643555}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6275848150253296},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5754200220108032},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44323915243148804},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.43581265211105347},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37237170338630676},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35557079315185547},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21633100509643555}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3706628.3708861","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3706628.3708861","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3706628.3708861","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3706628.3708861","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3706628.3708861","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3706628.3708861","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.550000011920929,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4407953481.pdf"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2156420848","https://openalex.org/W2135482679","https://openalex.org/W2085879890","https://openalex.org/W2035070505","https://openalex.org/W2042762783","https://openalex.org/W2511661872","https://openalex.org/W2000188956","https://openalex.org/W2085480040","https://openalex.org/W1973862904","https://openalex.org/W4237771018"],"abstract_inverted_index":{"Field-Programmable":[0],"Gate":[1],"Arrays":[2],"(FPGAs)":[3],"are":[4,38],"increasingly":[5],"used":[6],"for":[7],"accelerating":[8],"diverse":[9],"applications":[10],"due":[11,88],"to":[12,17,52,89],"their":[13,70],"reconfigurability":[14],"and":[15,40,85,94],"ability":[16],"implement":[18],"custom":[19],"hardware":[20,58,76],"architectures.":[21],"However,":[22],"programming":[23],"FPGAs":[24],"remains":[25],"challenging,":[26],"traditionally":[27],"relying":[28],"on":[29],"low-level":[30],"Hardware":[31],"Description":[32],"Languages":[33],"(HDLs)":[34],"like":[35,64],"Verilog,":[36],"which":[37],"intricate":[39],"time-consuming.":[41],"High-Level":[42],"Synthesis":[43],"(HLS)":[44],"tools,":[45],"such":[46],"as":[47],"Vitis":[48],"HLS,":[49],"have":[50],"emerged":[51],"address":[53],"these":[54],"issues":[55],"by":[56,81],"allowing":[57],"functionality":[59],"description":[60],"in":[61],"high-level":[62],"languages":[63],"C/C++,":[65],"but":[66],"they":[67],"come":[68],"with":[69],"own":[71],"limitations,":[72],"including":[73],"less":[74],"efficient":[75],"implementations,":[77],"delay":[78],"overhead":[79],"caused":[80],"conservative":[82],"scheduling":[83],"strategies,":[84],"unpredictable":[86],"solutions":[87],"semantic":[90],"differences":[91],"between":[92],"software":[93],"hardware.":[95]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}