{"id":"https://openalex.org/W4407953480","doi":"https://doi.org/10.1145/3706628.3708825","title":"Two-Phase Transistor Sizing for FPGAs via Bayesian Optimization","display_name":"Two-Phase Transistor Sizing for FPGAs via Bayesian Optimization","publication_year":2025,"publication_date":"2025-02-26","ids":{"openalex":"https://openalex.org/W4407953480","doi":"https://doi.org/10.1145/3706628.3708825"},"language":"en","primary_location":{"id":"doi:10.1145/3706628.3708825","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3706628.3708825","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3706628.3708825","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3706628.3708825","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101217592","display_name":"Xianfeng Cao","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xianfeng Cao","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026986911","display_name":"Huizhen Kuang","orcid":"https://orcid.org/0009-0006-9808-8179"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huizhen Kuang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063118615","display_name":"Y.L. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanqi Wang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002732486","display_name":"Lingli Wang","orcid":"https://orcid.org/0000-0002-0579-3527"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingli Wang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101217592"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02692407,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"78","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bayesian-optimization","display_name":"Bayesian optimization","score":0.7532249689102173},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6823765635490417},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6428032517433167},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5995815396308899},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5784569978713989},{"id":"https://openalex.org/keywords/bayesian-probability","display_name":"Bayesian probability","score":0.4807462692260742},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.47829586267471313},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3725239336490631},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32861465215682983},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2828884720802307},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21545696258544922},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15952801704406738},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1538553237915039},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10191565752029419},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08513680100440979}],"concepts":[{"id":"https://openalex.org/C2778049539","wikidata":"https://www.wikidata.org/wiki/Q17002908","display_name":"Bayesian optimization","level":2,"score":0.7532249689102173},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6823765635490417},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6428032517433167},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5995815396308899},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5784569978713989},{"id":"https://openalex.org/C107673813","wikidata":"https://www.wikidata.org/wiki/Q812534","display_name":"Bayesian probability","level":2,"score":0.4807462692260742},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.47829586267471313},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3725239336490631},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32861465215682983},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2828884720802307},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21545696258544922},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15952801704406738},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1538553237915039},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10191565752029419},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08513680100440979},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3706628.3708825","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3706628.3708825","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3706628.3708825","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3706628.3708825","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3706628.3708825","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3706628.3708825","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4407953480.pdf"},"referenced_works_count":13,"referenced_works":["https://openalex.org/W1569550779","https://openalex.org/W1984588379","https://openalex.org/W2007109372","https://openalex.org/W2023146792","https://openalex.org/W2095258817","https://openalex.org/W2131241448","https://openalex.org/W2135250302","https://openalex.org/W2154363431","https://openalex.org/W2911751195","https://openalex.org/W3027559990","https://openalex.org/W4241365061","https://openalex.org/W6676179485","https://openalex.org/W6753146606"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W1967938402","https://openalex.org/W4401858220","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Transistor-level":[0],"design":[1,125],"is":[2,66,93],"pivotal":[3],"for":[4,28,95],"the":[5,26,35,43,55,86,109,149,153],"accurate":[6],"evaluation":[7],"of":[8,38,111,155],"FPGA":[9,29,138],"architectures.":[10],"Since":[11],"traditional":[12],"linear":[13],"models":[14],"are":[15],"increasingly":[16],"inadequate":[17],"in":[18,108,148],"advanced":[19],"technology":[20],"nodes,":[21],"simulation-driven":[22],"approaches":[23],"have":[24],"become":[25],"standard":[27],"architecture":[30],"exploration.":[31],"However,":[32],"due":[33],"to":[34,130],"non-analytical":[36],"nature":[37],"delay":[39],"measurements":[40],"from":[41,127],"simulations,":[42],"transistor":[44,81],"sizing":[45,58,82,129],"process":[46],"becomes":[47],"a":[48,61,79,105,123],"black-box":[49,96],"optimization":[50,97],"problem.":[51],"COFFE2":[52,87],"[1],":[53],"[2],":[54],"state-of-the-art":[56],"academic":[57],"tool":[59],"employs":[60],"division-based":[62],"brute-force":[63],"approach,":[64],"which":[65,92],"relatively":[67],"time-consuming":[68],"and":[69,84],"may":[70],"lose":[71],"optimal":[72],"solutions.":[73],"In":[74],"this":[75],"paper,":[76],"we":[77,135],"propose":[78],"two-phase":[80],"methodology":[83],"enhance":[85],"framework":[88],"with":[89,132],"Bayesian":[90],"Optimization,":[91],"well-suited":[94],"problems.":[98],"Our":[99],"proposed":[100],"approach":[101,143],"not":[102],"only":[103],"achieves":[104],"11.7%":[106],"improvement":[107],"quality":[110],"results":[112],"but":[113],"also":[114],"reduces":[115],"runtime":[116],"by":[117,141],"~40%-70%.":[118],"Through":[119],"extensive":[120],"benchmarking":[121],"on":[122],"complete":[124],"flow,":[126],"transistor-level":[128],"routing":[131],"VTR":[133],"benchmarks,":[134],"demonstrate":[136],"that":[137],"architectures":[139],"optimized":[140],"our":[142,156],"offer":[144],"an":[145],"11.0%":[146],"reduction":[147],"area-delay":[150],"product,":[151],"proving":[152],"efficacy":[154],"method.":[157]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}