{"id":"https://openalex.org/W1973741253","doi":"https://doi.org/10.1145/370155.370260","title":"Correlation method of circuit-performance and technology fluctuations for improved design reliability","display_name":"Correlation method of circuit-performance and technology fluctuations for improved design reliability","publication_year":2001,"publication_date":"2001-01-01","ids":{"openalex":"https://openalex.org/W1973741253","doi":"https://doi.org/10.1145/370155.370260","mag":"1973741253"},"language":"en","primary_location":{"id":"doi:10.1145/370155.370260","is_oa":false,"landing_page_url":"https://doi.org/10.1145/370155.370260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2001 conference on Asia South Pacific design automation - ASP-DAC '01","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009366036","display_name":"D. Miyawaki","orcid":null},"institutions":[{"id":"https://openalex.org/I113306721","display_name":"Hiroshima University","ror":"https://ror.org/03t78wx29","country_code":"JP","type":"education","lineage":["https://openalex.org/I113306721"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"D. Miyawaki","raw_affiliation_strings":["Department of Electrical Engineering, Hiroshima University, 1-4-1 Kagamiyama, Higashi-Hiroshima 739-8527, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Hiroshima University, 1-4-1 Kagamiyama, Higashi-Hiroshima 739-8527, Japan","institution_ids":["https://openalex.org/I113306721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056591318","display_name":"N. Nakayama","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Nakayama","raw_affiliation_strings":["Semiconductor Technology Academic, Research Center, 6-16-10, Shimbashi, Minato-ku, Tokyo, 105-0004, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic, Research Center, 6-16-10, Shimbashi, Minato-ku, Tokyo, 105-0004, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090164321","display_name":"S. Matsumoto","orcid":null},"institutions":[{"id":"https://openalex.org/I113306721","display_name":"Hiroshima University","ror":"https://ror.org/03t78wx29","country_code":"JP","type":"education","lineage":["https://openalex.org/I113306721"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Matsumoto","raw_affiliation_strings":["Department of Electrical Engineering, Hiroshima University, 1-4-1 Kagamiyama, Higashi-Hiroshima 739-8527, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Hiroshima University, 1-4-1 Kagamiyama, Higashi-Hiroshima 739-8527, Japan","institution_ids":["https://openalex.org/I113306721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109082767","display_name":"H. J. Mattausch","orcid":null},"institutions":[{"id":"https://openalex.org/I113306721","display_name":"Hiroshima University","ror":"https://ror.org/03t78wx29","country_code":"JP","type":"education","lineage":["https://openalex.org/I113306721"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. J. Mattausch","raw_affiliation_strings":["Research Center for Nanodevice and System, Hiroshima University 1-4-1, Kagamiyama, Higashi-Hiroshima 739-8527, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Center for Nanodevice and System, Hiroshima University 1-4-1, Kagamiyama, Higashi-Hiroshima 739-8527, Japan","institution_ids":["https://openalex.org/I113306721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079844847","display_name":"S. Ooshiro","orcid":null},"institutions":[{"id":"https://openalex.org/I113306721","display_name":"Hiroshima University","ror":"https://ror.org/03t78wx29","country_code":"JP","type":"education","lineage":["https://openalex.org/I113306721"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Ooshiro","raw_affiliation_strings":["Department of Electrical Engineering, Hiroshima University, 1-4-1 Kagamiyama, Higashi-Hiroshima 739-8527, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Hiroshima University, 1-4-1 Kagamiyama, Higashi-Hiroshima 739-8527, Japan","institution_ids":["https://openalex.org/I113306721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063867326","display_name":"M. Suetake","orcid":null},"institutions":[{"id":"https://openalex.org/I113306721","display_name":"Hiroshima University","ror":"https://ror.org/03t78wx29","country_code":"JP","type":"education","lineage":["https://openalex.org/I113306721"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Suetake","raw_affiliation_strings":["Department of Electrical Engineering, Hiroshima University, 1-4-1 Kagamiyama, Higashi-Hiroshima 739-8527, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Hiroshima University, 1-4-1 Kagamiyama, Higashi-Hiroshima 739-8527, Japan","institution_ids":["https://openalex.org/I113306721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075171408","display_name":"M. Miura\u2013Mattausch","orcid":"https://orcid.org/0000-0002-9244-9539"},"institutions":[{"id":"https://openalex.org/I113306721","display_name":"Hiroshima University","ror":"https://ror.org/03t78wx29","country_code":"JP","type":"education","lineage":["https://openalex.org/I113306721"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Miura-Mattausch","raw_affiliation_strings":["Department of Electrical Engineering, Hiroshima University, 1-4-1 Kagamiyama, Higashi-Hiroshima 739-8527, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Hiroshima University, 1-4-1 Kagamiyama, Higashi-Hiroshima 739-8527, Japan","institution_ids":["https://openalex.org/I113306721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075499776","display_name":"S. Kumashiro","orcid":"https://orcid.org/0000-0003-1729-1361"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Kumashiro","raw_affiliation_strings":["Semiconductor Technology Academic, Research Center, 6-16-10, Shimbashi, Minato-ku, Tokyo, 105-0004, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic, Research Center, 6-16-10, Shimbashi, Minato-ku, Tokyo, 105-0004, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053657183","display_name":"T. Yamaguchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Yamaguchi","raw_affiliation_strings":["Semiconductor Technology Academic, Research Center, 6-16-10, Shimbashi, Minato-ku, Tokyo, 105-0004, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic, Research Center, 6-16-10, Shimbashi, Minato-ku, Tokyo, 105-0004, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010133668","display_name":"K. Yamashita","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Yamashita","raw_affiliation_strings":["Semiconductor Technology Academic, Research Center, 6-16-10, Shimbashi, Minato-ku, Tokyo, 105-0004, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic, Research Center, 6-16-10, Shimbashi, Minato-ku, Tokyo, 105-0004, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8329,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.82833577,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"39","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.721171498298645},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6117261052131653},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5672987699508667},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5154303312301636},{"id":"https://openalex.org/keywords/correlation","display_name":"Correlation","score":0.5051048398017883},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.46039196848869324},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4356042146682739},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3854372501373291},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19504505395889282},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18620947003364563},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14895376563072205},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09350597858428955}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.721171498298645},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6117261052131653},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5672987699508667},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5154303312301636},{"id":"https://openalex.org/C117220453","wikidata":"https://www.wikidata.org/wiki/Q5172842","display_name":"Correlation","level":2,"score":0.5051048398017883},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.46039196848869324},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4356042146682739},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3854372501373291},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19504505395889282},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18620947003364563},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14895376563072205},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09350597858428955},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/370155.370260","is_oa":false,"landing_page_url":"https://doi.org/10.1145/370155.370260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2001 conference on Asia South Pacific design automation - ASP-DAC '01","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.377.288","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.377.288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2001/aspdac01/pdffiles/1b_1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1551357012","https://openalex.org/W1870240998","https://openalex.org/W2127149071","https://openalex.org/W2171239263","https://openalex.org/W2171450065","https://openalex.org/W2178974824","https://openalex.org/W2495154210","https://openalex.org/W4237326170"],"related_works":["https://openalex.org/W2543864226","https://openalex.org/W3075611072","https://openalex.org/W2081795747","https://openalex.org/W2150056343","https://openalex.org/W2109130185","https://openalex.org/W2093304652","https://openalex.org/W2391880898","https://openalex.org/W2098316714","https://openalex.org/W2148163917","https://openalex.org/W1987513258"],"abstract_inverted_index":{"Abstract":[0],"\u2014":[1],"We":[2,37],"propose":[3],"a":[4,27,42],"method":[5,18],"of":[6,95],"correlating":[7],"circuit":[8,28,45,55],"performance":[9],"with":[10,41,69,84,90],"technology":[11,24,62],"fluctuations":[12,25,63,68,78,83],"during":[13],"the":[14,35,47,96,101],"circuit-design":[15],"phase.":[16],"The":[17,52],"employs":[19],"test":[20,44,54],"circuits":[21],"sensitive":[22],"for":[23,105],"and":[26,46,60,64],"simulation":[29],"model":[30,50],"which":[31],"enables":[32],"to":[33,57,65],"interpret":[34],"correlation.":[36],"validate":[38],"our":[39],"proposal":[40],"cascode-current-source":[43],"driftdiffusion":[48],"MOSFET":[49],"HiSIM.":[51],"chosen":[53],"allows":[56],"separate":[58],"intra-chip":[59,77],"inter-chip":[61,82],"correlate":[66],"these":[67,106],"circuit-performance":[70],"fluctuations.":[71],"One":[72],"important":[73],"result":[74],"is":[75],"that":[76],"increase":[79],"faster":[80],"than":[81],"decreasing":[85],"gate":[86,98],"length.":[87],"Quantitative":[88],"modeling":[89],"HiSIM":[91],"reveals":[92],"random":[93],"fluctuation":[94],"effective":[97],"length":[99],"as":[100],"most":[102],"likely":[103],"origin":[104],"findings.":[107],"I.":[108]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}