{"id":"https://openalex.org/W4403077726","doi":"https://doi.org/10.1145/3698395","title":"Leveraging HLS to Design a Versatile &amp; High-Performance Classic McEliece Accelerator","display_name":"Leveraging HLS to Design a Versatile &amp; High-Performance Classic McEliece Accelerator","publication_year":2024,"publication_date":"2024-10-02","ids":{"openalex":"https://openalex.org/W4403077726","doi":"https://doi.org/10.1145/3698395"},"language":"en","primary_location":{"id":"doi:10.1145/3698395","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3698395","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001651967","display_name":"Vatistas Kostalabros","orcid":"https://orcid.org/0000-0003-1912-5092"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Ioannis-Vatistas Kostalabros","raw_affiliation_strings":["Computer Architecture, Barcelona Supercomputing Center","Computer Architecture, Barcelona Supercomputing Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Computer Architecture, Barcelona Supercomputing Center","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]},{"raw_affiliation_string":"Computer Architecture, Barcelona Supercomputing Center, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108995392","display_name":"Jordi Ribes","orcid":null},"institutions":[{"id":"https://openalex.org/I55952717","display_name":"Universidad Rovira i Virgili","ror":"https://ror.org/00g5sqv46","country_code":"ES","type":"education","lineage":["https://openalex.org/I55952717"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jordi Ribes","raw_affiliation_strings":["Enginyeria Inform\u00e0tica i Matem\u00e0tiques, Universitat Rovira i Virgili","Enginyeria Inform\u00e0tica i Matem\u00e0tiques, Universitat Rovira i Virgili, Tarragona, Spain"],"affiliations":[{"raw_affiliation_string":"Enginyeria Inform\u00e0tica i Matem\u00e0tiques, Universitat Rovira i Virgili","institution_ids":["https://openalex.org/I55952717"]},{"raw_affiliation_string":"Enginyeria Inform\u00e0tica i Matem\u00e0tiques, Universitat Rovira i Virgili, Tarragona, Spain","institution_ids":["https://openalex.org/I55952717"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078302643","display_name":"Xavier Carril","orcid":"https://orcid.org/0009-0008-8392-7579"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]},{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Xavier Carril","raw_affiliation_strings":["Computer Architecture, Barcelona Supercomputing Center","Computer Architecture, Barcelona Supercomputing Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Computer Architecture, Barcelona Supercomputing Center","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]},{"raw_affiliation_string":"Computer Architecture, Barcelona Supercomputing Center, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007447603","display_name":"Oriol Farr\u00e0s","orcid":"https://orcid.org/0000-0002-7495-5980"},"institutions":[{"id":"https://openalex.org/I55952717","display_name":"Universidad Rovira i Virgili","ror":"https://ror.org/00g5sqv46","country_code":"ES","type":"education","lineage":["https://openalex.org/I55952717"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Oriol Farras","raw_affiliation_strings":["Enginyeria Inform\u00e0tica i Matem\u00e0tiques, Universitat Rovira i Virgili","Enginyeria Inform\u00e0tica i Matem\u00e0tiques, Universitat Rovira i Virgili, Tarragona, Spain"],"affiliations":[{"raw_affiliation_string":"Enginyeria Inform\u00e0tica i Matem\u00e0tiques, Universitat Rovira i Virgili","institution_ids":["https://openalex.org/I55952717"]},{"raw_affiliation_string":"Enginyeria Inform\u00e0tica i Matem\u00e0tiques, Universitat Rovira i Virgili, Tarragona, Spain","institution_ids":["https://openalex.org/I55952717"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047492364","display_name":"Carles Hern\u00e1ndez","orcid":"https://orcid.org/0000-0001-5393-3195"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]},{"id":"https://openalex.org/I4210134847","display_name":"Centro Tecnol\u00f3gico de Investigaci\u00f3n, Desarrollo e Innovaci\u00f3n en tecnolog\u00edas de la Informaci\u00f3n y las Comunicaciones (TIC)","ror":"https://ror.org/02s69db58","country_code":"ES","type":"nonprofit","lineage":["https://openalex.org/I4210134847"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carles Hernandez","raw_affiliation_strings":["Inform\u00e1tica de Sistemas y Computadores, Universitat Politecnica de Valencia","Inform\u00e1tica de Sistemas y Computadores, Universitat Politecnica de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Inform\u00e1tica de Sistemas y Computadores, Universitat Politecnica de Valencia","institution_ids":["https://openalex.org/I60053951","https://openalex.org/I4210134847"]},{"raw_affiliation_string":"Inform\u00e1tica de Sistemas y Computadores, Universitat Politecnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088729105","display_name":"Miquel Moret\u00f3","orcid":"https://orcid.org/0000-0002-9848-8758"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]},{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Miquel Moreto","raw_affiliation_strings":["Computer Architecture, Barcelona Supercomputing Center","Computer Architecture, Barcelona Supercomputing Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Computer Architecture, Barcelona Supercomputing Center","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]},{"raw_affiliation_string":"Computer Architecture, Barcelona Supercomputing Center, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5001651967"],"corresponding_institution_ids":["https://openalex.org/I2799803557","https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":0.5186,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.63986728,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"24","issue":"5","first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11367","display_name":"Particle accelerators and beam dynamics","score":0.9812999963760376,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mceliece-cryptosystem","display_name":"McEliece cryptosystem","score":0.7703685760498047},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5249219536781311},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.44061875343322754},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41778242588043213},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3745449185371399},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26379382610321045},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12877637147903442},{"id":"https://openalex.org/keywords/public-key-cryptography","display_name":"Public-key cryptography","score":0.06542259454727173},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.061644166707992554}],"concepts":[{"id":"https://openalex.org/C16935551","wikidata":"https://www.wikidata.org/wiki/Q1042583","display_name":"McEliece cryptosystem","level":4,"score":0.7703685760498047},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5249219536781311},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.44061875343322754},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41778242588043213},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3745449185371399},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26379382610321045},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12877637147903442},{"id":"https://openalex.org/C203062551","wikidata":"https://www.wikidata.org/wiki/Q201339","display_name":"Public-key cryptography","level":3,"score":0.06542259454727173},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.061644166707992554}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3698395","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3698395","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2000433026","https://openalex.org/W2020457125","https://openalex.org/W2142475265","https://openalex.org/W2296233668","https://openalex.org/W2792799638","https://openalex.org/W2959024298","https://openalex.org/W2986959318","https://openalex.org/W3042413436","https://openalex.org/W3172550433","https://openalex.org/W4286364011","https://openalex.org/W4313569892","https://openalex.org/W4385834003"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W1516862653","https://openalex.org/W2135482679","https://openalex.org/W2035070505","https://openalex.org/W1973862904","https://openalex.org/W181593118","https://openalex.org/W2296236528","https://openalex.org/W1966826470","https://openalex.org/W2077870657"],"abstract_inverted_index":{"By":[0],"harnessing":[1],"fundamental":[2],"quantum":[3,7],"properties,":[4],"a":[5,85,146,195,206,225],"large-scale":[6],"computer":[8],"could":[9],"undermine":[10],"currently":[11],"deployed":[12],"public-key":[13,71],"algorithms.":[14],"The":[15,211],"post-quantum,":[16],"code-based":[17],"cryptosystem":[18],"Classic":[19],"McEliece":[20],"(CM)":[21],"addresses":[22],"this":[23,42],"security":[24,187],"concern.":[25],"However,":[26],"its":[27,173],"large":[28],"public":[29,159],"key":[30,160],"size":[31],"(up":[32],"to":[33,100,152,156,182,205],"1.3":[34],"MB)":[35],"poses":[36],"various":[37],"hardware":[38,132],"implementation":[39,193],"challenges.":[40],"In":[41],"article,":[43],"we":[44,66,144],"focus":[45],"on":[46,177],"the":[47,53,58,68,93,107,110,118,154,158,185],"high":[48],"memory":[49,81],"bandwidth":[50],"requirements":[51],"of":[52,60,70,97,122,202,217],"CM":[54,209],"encoding":[55,108],"function,":[56],"in":[57,161,194],"context":[59],"heterogeneous":[61],"CPU-FPGA":[62],"devices.":[63],"More":[64],"concretely,":[65],"target":[67],"acceleration":[69],"loading":[72],"and":[73,87,109,138],"processing":[74],"from":[75,179],"any":[76],"globally":[77],"shared":[78],"or":[79],"accelerator-private":[80,162],"system.":[82],"We":[83],"present":[84],"novel":[86],"constant-time":[88],"accelerator":[89,105,125],"eEnc":[90],"that":[91],"exploits":[92],"elevated":[94,212],"parallelization":[95,151],"potential":[96],"FPGA":[98],"devices":[99],"yield":[101],"high-performance":[102],"results.":[103],"Our":[104,164,191],"implements":[106],"random":[111],"error":[112],"vector":[113],"generation":[114],"functions,":[115],"which":[116],"comprise":[117],"main":[119],"computational":[120],"load":[121],"Encapsulation.":[123],"Two":[124],"design":[126,166],"variants":[127],"are":[128],"introduced,":[129],"providing":[130],"different":[131],"tradeoffs.":[133],"Regarding":[134],"intra-accelerator":[135],"data":[136],"communication,":[137],"unlike":[139],"other":[140],"state-of-the-art":[141],"(SOTA)":[142],"works,":[143],"combine":[145],"streaming":[147],"protocol":[148],"with":[149,224],"task-level":[150],"remove":[153],"need":[155],"store":[157],"memories.":[163],"proposed":[165],"shows":[167,198],"new":[168],"record":[169],"execution":[170],"times":[171],"over":[172],"SOTA":[174],"counterparts,":[175],"ranging":[176],"average":[178,200],"3.5\u00d7":[180],"up":[181],"7.7\u00d7":[183],"across":[184],"five":[186],"level":[188],"parameter":[189],"sets.":[190],"end-to-end":[192],"Zynq":[196],"SoC":[197],"an":[199],"speedup":[201],"2.2\u00d7":[203],"compared":[204],"64-bit":[207],"vectorized":[208],"software-baseline.":[210],"logic":[213],"resource":[214],"consumption,":[215],"characteristic":[216],"HLS":[218],"designs,":[219],"can":[220],"be":[221],"readily":[222],"adjusted":[223],"performance":[226],"tradeoff.":[227]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-22T23:10:17.713674","created_date":"2025-10-10T00:00:00"}
