{"id":"https://openalex.org/W4408395201","doi":"https://doi.org/10.1145/3698364.3705348","title":"Scalable CFET Cell Library Synthesis with A DRC-Aware Lookup Table to Optimize Valid Pin Access","display_name":"Scalable CFET Cell Library Synthesis with A DRC-Aware Lookup Table to Optimize Valid Pin Access","publication_year":2025,"publication_date":"2025-03-13","ids":{"openalex":"https://openalex.org/W4408395201","doi":"https://doi.org/10.1145/3698364.3705348"},"language":"en","primary_location":{"id":"doi:10.1145/3698364.3705348","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3698364.3705348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2025 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114000221","display_name":"T.-H. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ting-Wei Lee","raw_affiliation_strings":["Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0009-0000-5629-1300","affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103189976","display_name":"Ting-Xin Lin","orcid":"https://orcid.org/0009-0000-8941-3992"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Xin Lin","raw_affiliation_strings":["Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0009-0000-8941-3992","affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034618339","display_name":"Yih-Lang Li","orcid":"https://orcid.org/0000-0002-6441-2392"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yih-Lang Li","raw_affiliation_strings":["Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-6441-2392","affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5114000221"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":1.3062,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.79413617,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"173","last_page":"181"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8228799104690552},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7266972661018372},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6849340796470642},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.6397206783294678},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5052815079689026},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.479220449924469},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26209473609924316},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.25423330068588257}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8228799104690552},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7266972661018372},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6849340796470642},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.6397206783294678},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5052815079689026},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.479220449924469},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26209473609924316},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.25423330068588257}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3698364.3705348","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3698364.3705348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2025 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1982222146","https://openalex.org/W1988639050","https://openalex.org/W2001255866","https://openalex.org/W2009815534","https://openalex.org/W2097586285","https://openalex.org/W2103331344","https://openalex.org/W2142968870","https://openalex.org/W2169652762","https://openalex.org/W2346205343","https://openalex.org/W2604305190","https://openalex.org/W2626325543","https://openalex.org/W2911910392","https://openalex.org/W3090875125","https://openalex.org/W3112123566","https://openalex.org/W3143696222","https://openalex.org/W3145853217","https://openalex.org/W4241526771","https://openalex.org/W4241673326","https://openalex.org/W6705538312","https://openalex.org/W6736381209","https://openalex.org/W6755555625"],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2084169748","https://openalex.org/W2389214306","https://openalex.org/W4394360958","https://openalex.org/W2127529229","https://openalex.org/W2355515259","https://openalex.org/W2124289628","https://openalex.org/W4401278057","https://openalex.org/W2125609625"],"abstract_inverted_index":{"With":[0],"the":[1,13,46,114,130,144,149,167],"advent":[2],"of":[3,15,27,138,143,151,176],"CFET":[4,116],"technology,":[5],"which":[6,33,65],"stacks":[7],"P":[8],"and":[9,44,157,181,186],"N":[10],"transistors":[11],"together,":[12],"number":[14],"available":[16],"tracks":[17],"in":[18,37,62,106,136,178],"a":[19,24,63,79,88],"cell":[20,84,117,134,139],"decreases.":[21],"This":[22],"poses":[23],"substantial":[25],"challenge":[26],"hard-to-access":[28],"pins":[29,43,61],"during":[30],"upper-level":[31,53,107,179],"routing,":[32,180],"has":[34],"been":[35],"addressed":[36],"previous":[38,124,165],"works":[39],"by":[40,173],"lengthening":[41],"IO":[42,50,60],"increasing":[45],"spacing":[47],"between":[48],"adjacent":[49],"pins.":[51],"However,":[52],"routing":[54,85],"may":[55],"generate":[56],"DRC":[57,94,104,171],"violations":[58,105,172],"around":[59],"cell,":[64],"compromises":[66],"these":[67],"efforts":[68],"to":[69,91,99,164],"improve":[70],"pin":[71,97],"accessibility.":[72],"To":[73],"overcome":[74],"this":[75],"challenge,":[76],"we":[77],"propose":[78],"scalable":[80],"satisfiability":[81],"modulo":[82],"theories-based":[83],"that":[86,113],"establishes":[87],"DRC-aware":[89],"scheme":[90],"enumerate":[92],"potential":[93],"violations,":[95],"enabling":[96],"accessibility":[98],"be":[100],"improved":[101],"without":[102],"producing":[103],"routing.":[108],"Our":[109],"experimental":[110],"results":[111],"demonstrate":[112],"proposed":[115,145,168],"generator":[118],"is":[119],"100":[120],"times":[121],"faster":[122],"than":[123],"work":[125],"on":[126],"average":[127,175],"while":[128],"delivering":[129],"same":[131],"or":[132],"better":[133],"quality":[135],"terms":[137],"area.":[140],"The":[141],"scalability":[142],"method":[146,169],"allows":[147],"for":[148],"synthesis":[150],"large":[152],"cells,":[153],"including":[154],"high-driving-strength":[155],"cells":[156],"multi-bit":[158],"flip":[159],"flop":[160],"(MBFF).":[161],"Moreover,":[162],"compared":[163],"work,":[166],"reduces":[170,182],"an":[174],"99%":[177],"both":[183],"wire":[184],"length":[185],"via":[187],"usage":[188],"effectively":[189],"as":[190],"well.":[191]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-21T23:12:01.093139","created_date":"2025-10-10T00:00:00"}