{"id":"https://openalex.org/W4241467532","doi":"https://doi.org/10.1145/369691","title":"Proceedings of the 2001 international symposium on Physical design","display_name":"Proceedings of the 2001 international symposium on Physical design","publication_year":2001,"publication_date":"2001-04-01","ids":{"openalex":"https://openalex.org/W4241467532","doi":"https://doi.org/10.1145/369691"},"language":"en","primary_location":{"id":"doi:10.1145/369691","is_oa":false,"landing_page_url":"https://doi.org/10.1145/369691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"},"type":"paratext","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":true,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9775999784469604,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9775999784469604,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9696000218391418,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9679999947547913,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.7398332357406616},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6126570701599121},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4968874752521515},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.43093788623809814},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4267846345901489},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.38436636328697205},{"id":"https://openalex.org/keywords/operations-research","display_name":"Operations research","score":0.36085036396980286},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23994749784469604},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19280725717544556},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15153324604034424},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.12605372071266174},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12348610162734985},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.09276461601257324}],"concepts":[{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.7398332357406616},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6126570701599121},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4968874752521515},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.43093788623809814},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4267846345901489},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.38436636328697205},{"id":"https://openalex.org/C42475967","wikidata":"https://www.wikidata.org/wiki/Q194292","display_name":"Operations research","level":1,"score":0.36085036396980286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23994749784469604},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19280725717544556},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15153324604034424},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.12605372071266174},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12348610162734985},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.09276461601257324}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/369691","is_oa":false,"landing_page_url":"https://doi.org/10.1145/369691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2118320476","https://openalex.org/W2161182859","https://openalex.org/W1503036335","https://openalex.org/W2025658531","https://openalex.org/W4244816249","https://openalex.org/W2945692190","https://openalex.org/W3015807029","https://openalex.org/W2609144717","https://openalex.org/W4251514701","https://openalex.org/W2155595641"],"abstract_inverted_index":{"Buffer":[0],"insertion":[1],"has":[2,21],"become":[3],"an":[4,23],"increasingly":[5],"critical":[6],"optimization":[7],"in":[8],"high":[9],"performance":[10],"design.":[11],"The":[12],"problem":[13],"of":[14,26],"finding":[15],"a":[16],"delay-optimal":[17],"buffered":[18],"Steiner":[19],"tree":[20],"been":[22],"active":[24],"area":[25],"research,":[27],"and":[28],"excellent":[29],"solutions":[30],"exist":[31],"for":[32],"most":[33],"instances.":[34],"However,":[35],"...":[36]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}