{"id":"https://openalex.org/W4412481763","doi":"https://doi.org/10.1145/3694906.3743321","title":"Reconciling Hardware Transactional Memory and Persistent Programming with Buffered Durability","display_name":"Reconciling Hardware Transactional Memory and Persistent Programming with Buffered Durability","publication_year":2025,"publication_date":"2025-07-16","ids":{"openalex":"https://openalex.org/W4412481763","doi":"https://doi.org/10.1145/3694906.3743321"},"language":"en","primary_location":{"id":"doi:10.1145/3694906.3743321","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3694906.3743321","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3694906.3743321","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th ACM Symposium on Parallelism in Algorithms and Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3694906.3743321","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069991777","display_name":"Mingzhe Du","orcid":"https://orcid.org/0009-0001-9645-3690"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mingzhe Du","raw_affiliation_strings":["University of Rochester, Rochester, New York, USA"],"raw_orcid":"https://orcid.org/0009-0001-9645-3690","affiliations":[{"raw_affiliation_string":"University of Rochester, Rochester, New York, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ziheng Su","orcid":"https://orcid.org/0009-0003-1842-3052"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ziheng Su","raw_affiliation_strings":["University of Rochester, Rochester, New York, USA"],"raw_orcid":"https://orcid.org/0009-0003-1842-3052","affiliations":[{"raw_affiliation_string":"University of Rochester, Rochester, New York, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079254515","display_name":"Michael L. Scott","orcid":"https://orcid.org/0000-0001-8652-7644"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael L. Scott","raw_affiliation_strings":["University of Rochester, Rochester, New York, USA"],"raw_orcid":"https://orcid.org/0000-0001-8652-7644","affiliations":[{"raw_affiliation_string":"University of Rochester, Rochester, New York, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069991777"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18424488,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"314","last_page":"327"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.7945175170898438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7004175782203674},{"id":"https://openalex.org/keywords/durability","display_name":"Durability","score":0.5990882515907288},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47705522179603577},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.42847979068756104},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3606652021408081},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3081079125404358},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1641971468925476},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.1376747488975525}],"concepts":[{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.7945175170898438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7004175782203674},{"id":"https://openalex.org/C104304963","wikidata":"https://www.wikidata.org/wiki/Q5316114","display_name":"Durability","level":2,"score":0.5990882515907288},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47705522179603577},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.42847979068756104},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3606652021408081},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3081079125404358},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1641971468925476},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.1376747488975525}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3694906.3743321","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3694906.3743321","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3694906.3743321","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th ACM Symposium on Parallelism in Algorithms and Architectures","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3694906.3743321","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3694906.3743321","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3694906.3743321","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th ACM Symposium on Parallelism in Algorithms and Architectures","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1488733525","display_name":null,"funder_award_id":"CNS-1900803","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G2490151620","display_name":"CNS Core: Medium: Reimagining the Storage Stack for Emerging Memory Technologies","funder_award_id":"1900803","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5579670682","display_name":"CNS Core: Medium: Operating System Modularity for Safety and Performance on Existing Commodity Hardware","funder_award_id":"1955498","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5713153527","display_name":null,"funder_award_id":"CNS-1955498,CNS-1900803","funder_id":"https://openalex.org/F4320323817","funder_display_name":"Universitas Brawijaya"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320323817","display_name":"Universitas Brawijaya","ror":"https://ror.org/01wk3d929"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4412481763.pdf","grobid_xml":"https://content.openalex.org/works/W4412481763.grobid-xml"},"referenced_works_count":48,"referenced_works":["https://openalex.org/W2068739275","https://openalex.org/W2096181137","https://openalex.org/W2101939036","https://openalex.org/W2125712182","https://openalex.org/W2127353962","https://openalex.org/W2433709474","https://openalex.org/W2511114427","https://openalex.org/W2734941459","https://openalex.org/W2795099964","https://openalex.org/W2818841450","https://openalex.org/W2885354246","https://openalex.org/W2928943454","https://openalex.org/W2962882135","https://openalex.org/W2963930218","https://openalex.org/W2968671528","https://openalex.org/W2980112323","https://openalex.org/W3000271263","https://openalex.org/W3003414027","https://openalex.org/W3007714717","https://openalex.org/W3012550338","https://openalex.org/W3013808246","https://openalex.org/W3014479782","https://openalex.org/W3023280478","https://openalex.org/W3033595267","https://openalex.org/W3086582093","https://openalex.org/W3098393085","https://openalex.org/W3098442204","https://openalex.org/W3100941245","https://openalex.org/W3102494755","https://openalex.org/W3131236281","https://openalex.org/W3138153268","https://openalex.org/W3173491128","https://openalex.org/W3201764527","https://openalex.org/W3205529667","https://openalex.org/W4220669418","https://openalex.org/W4236393595","https://openalex.org/W4246281707","https://openalex.org/W4281728885","https://openalex.org/W4283325454","https://openalex.org/W4283362440","https://openalex.org/W4312478967","https://openalex.org/W4312757686","https://openalex.org/W4318328342","https://openalex.org/W4321446207","https://openalex.org/W4380433200","https://openalex.org/W4389476217","https://openalex.org/W4391957918","https://openalex.org/W4392449619"],"related_works":["https://openalex.org/W2352180411","https://openalex.org/W2380892508","https://openalex.org/W2386194254","https://openalex.org/W2167598841","https://openalex.org/W2159014980","https://openalex.org/W2077546488","https://openalex.org/W3098788514","https://openalex.org/W2316531414","https://openalex.org/W2039853491","https://openalex.org/W3010421322"],"abstract_inverted_index":{"Hardware":[0],"Transactional":[1],"Memory":[2,16],"(HTM)":[3],"simplifies":[4],"concurrent":[5],"programming":[6],"and":[7,21,62,81],"can":[8],"accelerate":[9],"multithreaded":[10],"execution":[11],"through":[12],"lock":[13],"elision.":[14],"Non-Volatile":[15],"(NVM)":[17],"combines":[18],"the":[19,27,32,40,57],"speed":[20],"byte":[22],"addressability":[23],"of":[24,29,34,60],"DRAM":[25],"with":[26,72],"durability":[28],"storage,":[30],"enabling":[31],"construction":[33],"high-performance,":[35],"persistent":[36,63,73],"data":[37,64],"structures.":[38,65],"Unfortunately,":[39],"write-back":[41],"instructions":[42],"typically":[43],"needed":[44],"to":[45,54],"ensure":[46],"post-crash":[47],"consistency":[48],"in":[49],"NVM":[50],"cause":[51],"HTM":[52,61],"transactions":[53],"abort,":[55],"precluding":[56],"straightforward":[58],"combination":[59],"The":[66],"problem":[67],"goes":[68],"away":[69],"on":[70],"machines":[71],"caches,":[74],"but":[75],"these":[76],"require":[77],"special":[78],"battery-backed":[79],"circuitry":[80],"are":[82],"far":[83],"from":[84],"commonplace.":[85]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}