{"id":"https://openalex.org/W4409306509","doi":"https://doi.org/10.1145/3676536.3689912","title":"2024 ICCAD CAD Contest Problem C: Scalable Logic Gate Sizing Using ML Techniques and GPU Acceleration","display_name":"2024 ICCAD CAD Contest Problem C: Scalable Logic Gate Sizing Using ML Techniques and GPU Acceleration","publication_year":2024,"publication_date":"2024-10-27","ids":{"openalex":"https://openalex.org/W4409306509","doi":"https://doi.org/10.1145/3676536.3689912"},"language":"en","primary_location":{"id":"doi:10.1145/3676536.3689912","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3676536.3689912","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3676536.3689912","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3676536.3689912","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104315434","display_name":"Bing-Yue Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bing-Yue Wu","raw_affiliation_strings":["Arizona State University, Tempe, United States"],"raw_orcid":"https://orcid.org/0009-0004-6443-2934","affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, United States","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013528664","display_name":"Rongjian Liang","orcid":"https://orcid.org/0000-0001-8626-2359"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rongjian Liang","raw_affiliation_strings":["NVIDIA, Austin, USA"],"raw_orcid":"https://orcid.org/0000-0001-8626-2359","affiliations":[{"raw_affiliation_string":"NVIDIA, Austin, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091795068","display_name":"Geraldo Pradipta","orcid":"https://orcid.org/0000-0003-4599-6166"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Geraldo Pradipta","raw_affiliation_strings":["NVIDIA, Santa Clara, USA"],"raw_orcid":"https://orcid.org/0000-0003-4599-6166","affiliations":[{"raw_affiliation_string":"NVIDIA, Santa Clara, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017765050","display_name":"Anthony Agnesina","orcid":"https://orcid.org/0000-0003-0393-0230"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anthony Agnesina","raw_affiliation_strings":["NVIDIA, Austin, USA"],"raw_orcid":"https://orcid.org/0000-0003-0393-0230","affiliations":[{"raw_affiliation_string":"NVIDIA, Austin, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029928585","display_name":"Haoxing Ren","orcid":"https://orcid.org/0000-0003-1028-3860"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haoxing Ren","raw_affiliation_strings":["NVIDIA, Austin, USA"],"raw_orcid":"https://orcid.org/0000-0003-1028-3860","affiliations":[{"raw_affiliation_string":"NVIDIA, Austin, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069179438","display_name":"Vidya A. Chhabria","orcid":"https://orcid.org/0000-0002-3273-0724"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vidya A. Chhabria","raw_affiliation_strings":["Arizona State University, Tempe, USA"],"raw_orcid":"https://orcid.org/0000-0002-3273-0724","affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.0625,"has_fulltext":true,"cited_by_count":9,"citation_normalized_percentile":{"value":0.95927811,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.7358884215354919},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.7280071377754211},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6741617321968079},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6368560791015625},{"id":"https://openalex.org/keywords/contest","display_name":"CONTEST","score":0.5655555725097656},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5535632371902466},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43437811732292175},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4304678738117218},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42192280292510986},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41933977603912354},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3815917372703552},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3421812057495117},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3233368992805481},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1270221769809723},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.12557178735733032},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11434534192085266},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08736518025398254},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07089683413505554}],"concepts":[{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.7358884215354919},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.7280071377754211},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6741617321968079},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6368560791015625},{"id":"https://openalex.org/C2777582232","wikidata":"https://www.wikidata.org/wiki/Q5013414","display_name":"CONTEST","level":2,"score":0.5655555725097656},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5535632371902466},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43437811732292175},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4304678738117218},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42192280292510986},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41933977603912354},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3815917372703552},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3421812057495117},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3233368992805481},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1270221769809723},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.12557178735733032},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11434534192085266},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08736518025398254},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07089683413505554},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3676536.3689912","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3676536.3689912","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3676536.3689912","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3676536.3689912","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3676536.3689912","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3676536.3689912","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.46000000834465027,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"},{"id":"https://openalex.org/F4320309835","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4409306509.pdf","grobid_xml":"https://content.openalex.org/works/W4409306509.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W1569550779","https://openalex.org/W1974368829","https://openalex.org/W1999291149","https://openalex.org/W2074121908","https://openalex.org/W2141907973","https://openalex.org/W2346205343","https://openalex.org/W2944747679","https://openalex.org/W2946332877","https://openalex.org/W3211934115","https://openalex.org/W4312076525","https://openalex.org/W4312121033","https://openalex.org/W4389166829","https://openalex.org/W4399120268","https://openalex.org/W4402172515"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1887481132","https://openalex.org/W4318224782","https://openalex.org/W1977171228"],"abstract_inverted_index":{"Logic":[0],"gate":[1,52,81,93,129],"sizing":[2,53,82,94,130],"plays":[3],"a":[4],"vital":[5],"role":[6],"in":[7,59,64,137],"timing":[8,208],"optimization,":[9],"especially":[10],"as":[11,28],"Moore's":[12],"Law":[13],"slows,":[14],"shifting":[15],"greater":[16],"responsibility":[17],"to":[18,21,46,54,78,84,90,123,170,173,183,203],"EDA":[19,104,140,151,161],"tools":[20,105,152],"enhance":[22],"power,":[23],"performance,":[24],"and":[25,38,68,95,110,126,141,164,179,201],"area":[26],"(PPA),":[27],"these":[29],"gains":[30],"are":[31],"no":[32],"longer":[33],"achieved":[34],"solely":[35],"through":[36,102,153],"scaling":[37],"process":[39],"advancements.":[40],"There":[41],"is":[42,75],"an":[43,118],"increasing":[44],"need":[45],"push":[47,96,204],"the":[48,69,97,116,133,159,196,205],"limits":[49],"of":[50,72,99,115,135,147,207],"logic":[51,80,92,128],"extract":[55],"every":[56],"possible":[57],"improvement":[58,101],"PPA.":[60],"With":[61,190],"recent":[62],"breakthroughs":[63],"machine":[65,108],"learning":[66,109],"(ML)":[67],"computational":[70],"power":[71],"GPUs,":[73],"there":[74],"significant":[76],"potential":[77,202],"elevate":[79],"algorithms":[83],"new":[85],"heights.":[86],"This":[87],"contest":[88,157,197],"aims":[89],"advance":[91],"boundaries":[98,206],"PPA":[100],"innovative":[103],"that":[106],"leverage":[107],"GPU":[111],"acceleration.":[112],"As":[113],"part":[114],"contest,":[117],"infrastructure":[119],"has":[120],"been":[121],"developed":[122],"enable":[124],"ML":[125],"GPU-accelerated":[127],"algorithms,":[131],"including":[132],"release":[134],"benchmarks":[136],"both":[138],"standard":[139],"ML-friendly":[142,165],"formats,":[143],"along":[144],"with":[145],"examples":[146],"incorporating":[148],"\"ML":[149],"inside\"":[150],"Python":[154],"APIs.":[155],"The":[156],"leverages":[158],"open-source":[160],"tool":[162],"OpenROAD":[163],"data":[166],"representation":[167],"format,":[168],"CircuitOps,":[169],"lower":[171],"barriers":[172],"entry":[174],"by":[175],"providing":[176],"accessible":[177],"formats":[178],"tools,":[180],"allowing":[181],"participants":[182],"build":[184],"on":[185],"existing":[186],"software":[187],"without":[188],"redundancy.":[189],"over":[191],"25":[192],"teams":[193],"actively":[194],"participating,":[195],"highlights":[198],"growing":[199],"interest":[200],"optimization.":[209]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}