{"id":"https://openalex.org/W4409285486","doi":"https://doi.org/10.1145/3676536.3676810","title":"Multi-Tier 3D SRAM Module Design: Targeting Bit-Line and Word-Line Folding","display_name":"Multi-Tier 3D SRAM Module Design: Targeting Bit-Line and Word-Line Folding","publication_year":2024,"publication_date":"2024-10-27","ids":{"openalex":"https://openalex.org/W4409285486","doi":"https://doi.org/10.1145/3676536.3676810"},"language":"en","primary_location":{"id":"doi:10.1145/3676536.3676810","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3676536.3676810","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3676536.3676810","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3676536.3676810","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102018470","display_name":"Aditya Iyer","orcid":"https://orcid.org/0009-0002-6700-1676"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aditya Sridharan Iyer","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, Georgia, United States"],"raw_orcid":"https://orcid.org/0009-0002-6700-1676","affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, Georgia, United States","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100374575","display_name":"Daehyun Kim","orcid":"https://orcid.org/0000-0002-5582-3579"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daehyun Kim","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, Georgia, USA"],"raw_orcid":"https://orcid.org/0000-0002-5582-3579","affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, Georgia, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saibal Mukhopadhyay","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, Georgia, USA"],"raw_orcid":"https://orcid.org/0000-0002-8894-3390","affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, Georgia, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, Georgia, USA"],"raw_orcid":"https://orcid.org/0000-0002-2267-5282","affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, Georgia, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.9271,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.77836013,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.7443078756332397},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.6606873869895935},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6419163942337036},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.614937424659729},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.566300094127655},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.49355971813201904},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3877727687358856},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35031265020370483},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3471764922142029},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20623227953910828},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15905165672302246},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14537912607192993},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07835078239440918}],"concepts":[{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.7443078756332397},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.6606873869895935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6419163942337036},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.614937424659729},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.566300094127655},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.49355971813201904},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3877727687358856},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35031265020370483},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3471764922142029},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20623227953910828},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15905165672302246},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14537912607192993},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07835078239440918},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3676536.3676810","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3676536.3676810","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3676536.3676810","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3676536.3676810","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3676536.3676810","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3676536.3676810","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2302397854","display_name":"FuSe-TG: Domain-Specific 3D ReRAM-based Processing-in-Memory Accelerators for Streaming Time Series Applications","funder_award_id":"2235398","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4409285486.pdf","grobid_xml":"https://content.openalex.org/works/W4409285486.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W1560950418","https://openalex.org/W2020145388","https://openalex.org/W2054095206","https://openalex.org/W2136854849","https://openalex.org/W2149277680","https://openalex.org/W2509960745","https://openalex.org/W2574398399","https://openalex.org/W2579431025","https://openalex.org/W2784309942","https://openalex.org/W2903659472","https://openalex.org/W3136947505","https://openalex.org/W3164257013","https://openalex.org/W4220943275","https://openalex.org/W4253368068","https://openalex.org/W4389474388","https://openalex.org/W6663687029"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W4327546585","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W1979375376","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W1976168335","https://openalex.org/W2109451123","https://openalex.org/W2411923897"],"abstract_inverted_index":{"This":[0],"study":[1],"presents":[2],"a":[3,27,93,128],"novel":[4],"approach":[5],"to":[6,101,162],"address":[7],"the":[8,24,88,102,110,136,142,163],"challenges":[9],"of":[10,26,74,125,150],"scaling":[11],"limitations":[12,44],"and":[13,48,63,77,127,155],"high":[14],"read/write":[15],"latencies":[16],"inherent":[17],"in":[18,98,117,132,152,158],"conventional":[19],"2D":[20,103,164],"SRAM":[21,32,59],"designs":[22,82],"through":[23],"development":[25],"15nm":[28],"FinFET-based":[29],"standalone":[30],"3D":[31,58,81,89,111,137],"Array.":[33],"Utilizing":[34],"Monolithic":[35],"Intertier":[36],"Vias,":[37],"our":[38,80],"two-tiered":[39],"implementation":[40],"effectively":[41],"mitigates":[42],"these":[43],"along":[45],"both":[46,106],"X":[47],"Y":[49],"axes.":[50],"We":[51],"introduce":[52],"two":[53],"distinct":[54],"design":[55,91],"methodologies":[56],"for":[57],"arrays":[60,71],"-":[61],"Wordline":[62],"Bitline":[64],"folding.":[65],"Through":[66],"post-layout":[67],"simulations":[68],"conducted":[69],"on":[70],"with":[72,119],"capacities":[73],"2kB":[75],"(256WLx64BL)":[76],"8kB":[78],"(512WLx128BL),":[79],"exhibit":[83],"superior":[84],"performance":[85],"metrics.":[86],"Notably,":[87],"Wordline-Folded":[90,138],"achieves":[92],"remarkable":[94],"57.54%":[95],"average":[96,121,148],"reduction":[97,149],"footprint":[99],"compared":[100,161],"baseline":[104],"across":[105],"array":[107,139],"sizes.":[108],"Furthermore,":[109],"Bitline-Folded":[112],"configuration":[113],"demonstrates":[114],"consistent":[115],"superiority":[116],"speed,":[118],"an":[120,147],"read":[122,153],"latency":[123],"improvement":[124],"17.16%":[126],"notable":[129],"54.2%":[130],"enhancement":[131],"write":[133,159],"latency.":[134],"Conversely,":[135],"emerges":[140],"as":[141],"most":[143],"energy-efficient":[144],"option,":[145],"boasting":[146],"15.3%":[151],"energy":[154,160],"over":[156],"21%":[157],"baseline.":[165]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}