{"id":"https://openalex.org/W4409306201","doi":"https://doi.org/10.1145/3676536.3676783","title":"Potter: A Parallel Overlap-Tolerant Router for UltraScale FPGAs","display_name":"Potter: A Parallel Overlap-Tolerant Router for UltraScale FPGAs","publication_year":2024,"publication_date":"2024-10-27","ids":{"openalex":"https://openalex.org/W4409306201","doi":"https://doi.org/10.1145/3676536.3676783"},"language":"en","primary_location":{"id":"doi:10.1145/3676536.3676783","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3676536.3676783","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3676536.3676783","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3676536.3676783","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037988878","display_name":"Xinshi Zang","orcid":"https://orcid.org/0009-0002-7889-4481"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xinshi Zang","raw_affiliation_strings":["The Chinese University of Hong Kong, Shatin, Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Shatin, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020755860","display_name":"Wenhao Lin","orcid":"https://orcid.org/0009-0007-3189-7868"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenhao Lin","raw_affiliation_strings":["The Chinese University of Hong Kong, Shatin, Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Shatin, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047061268","display_name":"Jinwei Liu","orcid":"https://orcid.org/0000-0002-6451-8074"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinwei Liu","raw_affiliation_strings":["The Chinese University of Hong Kong, Shatin, Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Shatin, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Evangeline F. Y. Young","raw_affiliation_strings":["The Chinese University of Hong Kong, Shatin, Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Shatin, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5037988878"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.33588566,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6788479685783386},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6719172596931458},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6625295281410217},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.630329430103302},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27126356959342957},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15117275714874268}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6788479685783386},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6719172596931458},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6625295281410217},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.630329430103302},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27126356959342957},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15117275714874268}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3676536.3676783","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3676536.3676783","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3676536.3676783","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3676536.3676783","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3676536.3676783","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3676536.3676783","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4409306201.pdf","grobid_xml":"https://content.openalex.org/works/W4409306201.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W2037455559","https://openalex.org/W2275304190","https://openalex.org/W2525280901","https://openalex.org/W2760841755","https://openalex.org/W2792745633","https://openalex.org/W2891839221","https://openalex.org/W2915693550","https://openalex.org/W2950858046","https://openalex.org/W3033033241","https://openalex.org/W3080438181","https://openalex.org/W3215473801","https://openalex.org/W4211082391","https://openalex.org/W4249043400","https://openalex.org/W4378895330"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2122026593","https://openalex.org/W2582203024","https://openalex.org/W1588358165","https://openalex.org/W4237683758","https://openalex.org/W2370711413","https://openalex.org/W2052038519","https://openalex.org/W2375932043"],"abstract_inverted_index":{"Routing":[0],"is":[1],"a":[2,61,64,86,179],"time-consuming":[3],"stage":[4],"in":[5,53,115,131,173],"FPGA":[6,139],"compilation,":[7],"and":[8,51,109,155,160,170],"various":[9],"parallel":[10,88],"approaches":[11],"have":[12],"been":[13],"proposed":[14],"to":[15,37,92,100,128,158],"accelerate":[16],"it":[17],"by":[18,168],"concurrently":[19],"routing":[20,77,112,133],"non-overlapping":[21,27],"nets.":[22],"However,":[23],"the":[24,30,76,125,138],"requirement":[25],"for":[26,32,111,123],"nets":[28,46,102],"limits":[29],"potential":[31],"large-scale":[33],"parallelism,":[34],"primarily":[35],"due":[36],"two":[38],"factors:":[39],"(1)":[40],"large":[41,65],"circuits":[42],"inherently":[43],"contain":[44],"many":[45],"with":[47,63,106,150],"overlapping":[48],"bounding":[49,66],"boxes,":[50],"(2)":[52],"modern":[54],"FPGAs,":[55,60],"such":[56],"as":[57],"Xilinx":[58],"UltraScale":[59],"net":[62],"box":[67],"often":[68],"has":[69],"high":[70],"occupancy":[71],"but":[72],"low":[73],"utilization":[74],"of":[75,153],"resources.":[78],"To":[79],"overcome":[80],"these":[81,113],"limitations,":[82],"we":[83,118],"present":[84],"Potter,":[85],"novel":[87],"overlap-tolerant":[89],"router":[90],"designed":[91],"maximize":[93],"parallelism.":[94],"Our":[95],"approach":[96],"employs":[97],"recursive":[98],"partitioning":[99],"divide":[101],"into":[103],"balanced":[104],"partitions":[105,114],"minimized":[107],"overlap":[108],"allows":[110],"parallel.":[116],"Additionally,":[117],"propose":[119],"an":[120],"innovative":[121],"mechanism":[122],"updating":[124],"congestion":[126],"factors":[127],"enhance":[129],"PathFinder":[130],"handling":[132],"resource":[134],"overflows.":[135],"Evaluations":[136],"on":[137],"2024":[140],"contest":[141],"benchmarks":[142],"demonstrate":[143],"that":[144],"Potter":[145,177],"achieves":[146],"significant":[147],"performance":[148],"improvements,":[149],"average":[151],"speedups":[152],"12\u00d7":[154],"8\u00d7":[156],"compared":[157],"RWRoute":[159],"Vivado,":[161],"respectively,":[162],"while":[163],"also":[164],"reducing":[165],"wire":[166],"lengths":[167],"4%":[169],"45%.":[171],"Notably,":[172],"some":[174],"congested":[175],"benchmarks,":[176],"exhibits":[178],"substantial":[180],"30\u00d7":[181],"speedup":[182],"over":[183],"RWRoute.":[184]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}