{"id":"https://openalex.org/W4401408779","doi":"https://doi.org/10.1145/3673038.3673110","title":"Harnessing Integrated CPU-GPU System Memory for HPC: a first look into Grace Hopper","display_name":"Harnessing Integrated CPU-GPU System Memory for HPC: a first look into Grace Hopper","publication_year":2024,"publication_date":"2024-08-08","ids":{"openalex":"https://openalex.org/W4401408779","doi":"https://doi.org/10.1145/3673038.3673110"},"language":"en","primary_location":{"id":"doi:10.1145/3673038.3673110","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3673038.3673110","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3673038.3673110","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 53rd International Conference on Parallel Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3673038.3673110","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092658397","display_name":"Gabin Schieffer","orcid":"https://orcid.org/0009-0003-6504-7109"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Gabin Schieffer","raw_affiliation_strings":["KTH Royal Institute of Technology, Sweden"],"affiliations":[{"raw_affiliation_string":"KTH Royal Institute of Technology, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037374138","display_name":"Jacob Wahlgren","orcid":"https://orcid.org/0000-0003-1669-7714"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Jacob Wahlgren","raw_affiliation_strings":["KTH Royal Institute of Technology, Sweden"],"affiliations":[{"raw_affiliation_string":"KTH Royal Institute of Technology, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056482728","display_name":"Jie Ren","orcid":"https://orcid.org/0000-0001-5541-433X"},"institutions":[{"id":"https://openalex.org/I16285277","display_name":"William & Mary","ror":"https://ror.org/03hsf0573","country_code":"US","type":"education","lineage":["https://openalex.org/I16285277"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Ren","raw_affiliation_strings":["William &amp; Mary, United States of America"],"affiliations":[{"raw_affiliation_string":"William &amp; Mary, United States of America","institution_ids":["https://openalex.org/I16285277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091933605","display_name":"Jennifer Faj","orcid":"https://orcid.org/0000-0002-7733-6229"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Jennifer Faj","raw_affiliation_strings":["KTH Royal Institute of Technology, Sweden"],"affiliations":[{"raw_affiliation_string":"KTH Royal Institute of Technology, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037069204","display_name":"Ivy Peng","orcid":"https://orcid.org/0000-0003-4158-3583"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Ivy Peng","raw_affiliation_strings":["KTH Royal Institute of Technology, Sweden"],"affiliations":[{"raw_affiliation_string":"KTH Royal Institute of Technology, Sweden","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5092658397"],"corresponding_institution_ids":["https://openalex.org/I86987016"],"apc_list":null,"apc_paid":null,"fwci":8.32,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.98561781,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"199","last_page":"209"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8478723168373108},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.698636531829834},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.6932288408279419},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.6660594940185547},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.6078798174858093},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5475609302520752},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5415675044059753},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5006828308105469},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.4747491478919983},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4641379714012146},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4414578378200531},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4336863160133362},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.43002861738204956},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.42020875215530396},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40898197889328003},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.35843002796173096},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.34909510612487793},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17507648468017578}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8478723168373108},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.698636531829834},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.6932288408279419},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.6660594940185547},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.6078798174858093},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5475609302520752},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5415675044059753},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5006828308105469},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.4747491478919983},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4641379714012146},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4414578378200531},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4336863160133362},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.43002861738204956},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.42020875215530396},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40898197889328003},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.35843002796173096},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.34909510612487793},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17507648468017578}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3673038.3673110","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3673038.3673110","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3673038.3673110","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 53rd International Conference on Parallel Processing","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3673038.3673110","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3673038.3673110","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3673038.3673110","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 53rd International Conference on Parallel Processing","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4401408779.pdf"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W2080592089","https://openalex.org/W2604595776","https://openalex.org/W2902981860","https://openalex.org/W2930869794","https://openalex.org/W2934584470","https://openalex.org/W2949486320","https://openalex.org/W2998062016","https://openalex.org/W3008885346","https://openalex.org/W3011293047","https://openalex.org/W3028661980","https://openalex.org/W3042369493","https://openalex.org/W3157864729","https://openalex.org/W3169244019","https://openalex.org/W3170642333","https://openalex.org/W3173778203","https://openalex.org/W3173964808","https://openalex.org/W4312053794","https://openalex.org/W4320060575","https://openalex.org/W4327930439","https://openalex.org/W4387030200","https://openalex.org/W4388104097","https://openalex.org/W4390683772","https://openalex.org/W4390683800","https://openalex.org/W6912284476"],"related_works":["https://openalex.org/W2753615087","https://openalex.org/W3048967625","https://openalex.org/W2565280077","https://openalex.org/W4321458411","https://openalex.org/W3021597805","https://openalex.org/W4243576563","https://openalex.org/W2168550483","https://openalex.org/W2041174925","https://openalex.org/W2043352873","https://openalex.org/W2934889147"],"abstract_inverted_index":{"Memory":[0,56],"management":[1,71],"across":[2],"discrete":[3],"CPU":[4],"and":[5,16,44,80,101,109,114,140],"GPU":[6,14,126],"physical":[7],"memory":[8,70,81,100,106,165],"is":[9],"traditionally":[10],"achieved":[11],"through":[12],"explicit":[13],"allocations":[15],"data":[17],"copy":[18],"or":[19],"unified":[20,161],"virtual":[21],"memory.":[22,103],"The":[23],"Grace":[24,74],"Hopper":[25,75],"Superchip,":[26,76],"for":[27,52,148,160],"the":[28,63,68,73,93,116,119,163],"first":[29,64],"time,":[30],"supports":[31],"an":[32,49],"integrated":[33,120],"CPU-GPU":[34,121],"system":[35,41,69,99,122],"page":[36,123,134,138,141],"table,":[37],"hardware-level":[38],"addressing":[39],"of":[40,67,88,118],"allocated":[42],"memory,":[43,162],"cache-coherent":[45],"NVLink-C2C":[46],"interconnect,":[47],"bringing":[48],"alternative":[50],"solution":[51,159],"enabling":[53],"a":[54,86,157],"Unified":[55],"system.":[57],"In":[58],"this":[59],"work,":[60],"we":[61,112],"provide":[62,85],"in-depth":[65],"study":[66,129],"on":[72,125,131],"in":[77],"both":[78],"in-memory":[79],"oversubscription":[82],"scenarios.":[83],"We":[84,143],"suite":[87],"six":[89],"representative":[90],"applications,":[91],"including":[92],"Qiskit":[94],"quantum":[95],"computing":[96],"simulator,":[97],"using":[98],"managed":[102],"Using":[104],"our":[105],"utilization":[107],"profiler":[108],"hardware":[110],"counters,":[111],"quantify":[113],"characterize":[115],"impact":[117],"table":[124,135],"applications.":[127],"Our":[128,152],"focuses":[130],"first-touch":[132],"policy,":[133],"entry":[136],"initialization,":[137],"sizes,":[139],"migration.":[142],"identify":[144],"practical":[145],"optimization":[146],"strategies":[147],"different":[149],"access":[150],"patterns.":[151],"results":[153],"show":[154],"that":[155],"as":[156],"new":[158],"system-allocated":[164],"can":[166],"benefit":[167],"most":[168],"use":[169],"cases":[170],"with":[171],"minimal":[172],"porting":[173],"efforts.":[174]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}
