{"id":"https://openalex.org/W4402349292","doi":"https://doi.org/10.1145/3665314.3670833","title":"Low Overhead Logic Locking for System-Level Security: A Design Space Modeling Approach","display_name":"Low Overhead Logic Locking for System-Level Security: A Design Space Modeling Approach","publication_year":2024,"publication_date":"2024-08-05","ids":{"openalex":"https://openalex.org/W4402349292","doi":"https://doi.org/10.1145/3665314.3670833"},"language":"en","primary_location":{"id":"doi:10.1145/3665314.3670833","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3665314.3670833","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM/IEEE International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3665314.3670833","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113373472","display_name":"Long Lam","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Long Lam","raw_affiliation_strings":["Rochester Institute of Technology, Rochester, NY, United States"],"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology, Rochester, NY, United States","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107078824","display_name":"Maksym Melnyk","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Maksym Melnyk","raw_affiliation_strings":["Rochester Institute of Technology, Rochester, NY, United States"],"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology, Rochester, NY, United States","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077915520","display_name":"Michael Zuzak","orcid":"https://orcid.org/0000-0003-0356-9393"},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Zuzak","raw_affiliation_strings":["Rochester Institute of Technology, Rochester, NY, United States"],"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology, Rochester, NY, United States","institution_ids":["https://openalex.org/I155173764"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113373472"],"corresponding_institution_ids":["https://openalex.org/I155173764"],"apc_list":null,"apc_paid":null,"fwci":0.5198,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62926082,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9803000092506409,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9718000292778015,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7363753914833069},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.579833984375},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44586363434791565},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.429842084646225},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3697301149368286},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3548855781555176},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14030897617340088},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09229320287704468}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7363753914833069},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.579833984375},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44586363434791565},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.429842084646225},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3697301149368286},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3548855781555176},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14030897617340088},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09229320287704468}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3665314.3670833","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3665314.3670833","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM/IEEE International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3665314.3670833","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3665314.3670833","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM/IEEE International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5195085199","display_name":null,"funder_award_id":"2245573","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1524250393","https://openalex.org/W2152513418","https://openalex.org/W2343475170","https://openalex.org/W2551048680","https://openalex.org/W2614224337","https://openalex.org/W2790282160","https://openalex.org/W2809060450","https://openalex.org/W2977663466","https://openalex.org/W3001648869","https://openalex.org/W3088175788","https://openalex.org/W3137427743","https://openalex.org/W3163316191","https://openalex.org/W3213657244","https://openalex.org/W4230615526","https://openalex.org/W4252100403","https://openalex.org/W4280510800","https://openalex.org/W4285108972"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2766377030","https://openalex.org/W2041787842","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Integrated":[0],"circuits":[1],"are":[2,93],"often":[3],"fabricated":[4],"in":[5,55,78,101,131,181],"untrusted":[6],"facilities,":[7],"making":[8],"intellectual":[9],"property":[10],"privacy":[11],"a":[12,21,29,32,56,63,83,102,132,153,182,208],"concern.":[13],"This":[14],"prompted":[15],"the":[16,26,45,50,73,88,122,159,168,203],"development":[17],"of":[18,28,47,52,72,87,124,158,167],"logic":[19,74],"locking,":[20,48],"security":[22,46,106],"technique":[23],"that":[24,40,104],"corrupts":[25],"functionality":[27],"design":[30,64,76,89,149,169,212],"without":[31],"correct":[33],"secret":[34],"key.":[35],"Prior":[36],"work":[37],"has":[38],"shown":[39],"system-level":[41,70],"phenomena":[42],"can":[43],"degrade":[44],"highlighting":[49],"importance":[51],"configuring":[53],"locking":[54,75,99,130,154,176,180,186],"system.":[57],"In":[58],"this":[59],"work,":[60],"we":[61],"propose":[62],"space":[65,77],"modeling":[66],"framework":[67,115],"to":[68,95,177,206],"generate":[69],"models":[71,92,136],"arbitrary":[79],"ICs":[80],"by":[81,127,138],"simulating":[82,129,164],"small,":[84],"carefully-selected":[85],"portion":[86],"space.":[90,170],"These":[91],"used":[94],"automatically":[96],"identify":[97,207],"near-optimal":[98],"configurations":[100],"system":[103],"achieve":[105],"goals":[107],"with":[108,116],"minimal":[109],"power/area":[110],"overhead.":[111],"We":[112,120,172],"evaluate":[113,121],"our":[114,139,174,189],"two":[117],"experiments.":[118],"1)":[119],"quality":[123],"modeling-produced":[125],"solutions":[126],"exhaustively":[128],"RISC-V":[133,183],"ALU.":[134],"The":[135,185],"produced":[137],"algorithm":[140],"had":[141],"an":[142],"average":[143,197],"R2":[144],">":[145],"0.99":[146],"for":[147],"all":[148,211],"objectives":[150],"and":[151,201],"identified":[152],"configuration":[155,187],"within":[156],"96%":[157],"globally":[160],"optimal":[161],"solution":[162,209],"after":[163],"<":[165],"3.6%":[166],"2)":[171],"compare":[173],"model-based":[175,190],"conventional":[178,199],"module-level":[179],"processor.":[184],"from":[188],"approach":[191],"required":[192],"29.5%":[193],"less":[194],"power":[195],"on":[196],"than":[198],"approaches":[200],"was":[202],"only":[204],"method":[205],"meeting":[210],"objectives.":[213]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-22T23:10:17.713674","created_date":"2025-10-10T00:00:00"}