{"id":"https://openalex.org/W4402349307","doi":"https://doi.org/10.1145/3665314.3670819","title":"Coupled 7T 1C SRAM based in-memory computing architecture with gain/offset error auto-compensated SAR ADC","display_name":"Coupled 7T 1C SRAM based in-memory computing architecture with gain/offset error auto-compensated SAR ADC","publication_year":2024,"publication_date":"2024-08-05","ids":{"openalex":"https://openalex.org/W4402349307","doi":"https://doi.org/10.1145/3665314.3670819"},"language":"en","primary_location":{"id":"doi:10.1145/3665314.3670819","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3665314.3670819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM/IEEE International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017237672","display_name":"Honggu Kim","orcid":"https://orcid.org/0009-0007-1306-2824"},"institutions":[{"id":"https://openalex.org/I67900169","display_name":"Chung-Ang University","ror":"https://ror.org/01r024a98","country_code":"KR","type":"education","lineage":["https://openalex.org/I67900169"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Honggu Kim","raw_affiliation_strings":["Chung-Ang university, Seoul, Dong-jak Gu, Republic of Korea"],"raw_orcid":"https://orcid.org/0009-0007-1306-2824","affiliations":[{"raw_affiliation_string":"Chung-Ang university, Seoul, Dong-jak Gu, Republic of Korea","institution_ids":["https://openalex.org/I67900169"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108982213","display_name":"Yerim An","orcid":null},"institutions":[{"id":"https://openalex.org/I67900169","display_name":"Chung-Ang University","ror":"https://ror.org/01r024a98","country_code":"KR","type":"education","lineage":["https://openalex.org/I67900169"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yerim An","raw_affiliation_strings":["Chung-Ang university, Seoul, Republic of Korea"],"raw_orcid":"https://orcid.org/0009-0008-8939-2368","affiliations":[{"raw_affiliation_string":"Chung-Ang university, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I67900169"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015362699","display_name":"Yong Shim","orcid":"https://orcid.org/0000-0002-7101-6718"},"institutions":[{"id":"https://openalex.org/I67900169","display_name":"Chung-Ang University","ror":"https://ror.org/01r024a98","country_code":"KR","type":"education","lineage":["https://openalex.org/I67900169"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yong Shim","raw_affiliation_strings":["Chunag-Ang university, Seoul, Dong-jak Gu, Republic of Korea"],"raw_orcid":"https://orcid.org/0000-0002-7101-6718","affiliations":[{"raw_affiliation_string":"Chunag-Ang university, Seoul, Dong-jak Gu, Republic of Korea","institution_ids":["https://openalex.org/I67900169"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017237672"],"corresponding_institution_ids":["https://openalex.org/I67900169"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13200553,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.7790581583976746},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7314416170120239},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6014895439147949},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5877982378005981},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5802579522132874},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.48795098066329956},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2230263352394104},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21541422605514526},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13222822546958923},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.1027572751045227},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08950504660606384},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07663851976394653}],"concepts":[{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.7790581583976746},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7314416170120239},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6014895439147949},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5877982378005981},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5802579522132874},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48795098066329956},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2230263352394104},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21541422605514526},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13222822546958923},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.1027572751045227},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08950504660606384},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07663851976394653},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3665314.3670819","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3665314.3670819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM/IEEE International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7200000286102295,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G5678633380","display_name":null,"funder_award_id":"2021R1C1C1008752","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G7059379448","display_name":null,"funder_award_id":"2022M3I7A1078936","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2101004723","https://openalex.org/W2787573408","https://openalex.org/W2904299207","https://openalex.org/W3026786299","https://openalex.org/W3164913974","https://openalex.org/W4285676410","https://openalex.org/W4286571722","https://openalex.org/W4308089758","https://openalex.org/W4360605756","https://openalex.org/W4387411136"],"related_works":["https://openalex.org/W2089002058","https://openalex.org/W1909296377","https://openalex.org/W3185029353","https://openalex.org/W3116379964","https://openalex.org/W2766443086","https://openalex.org/W2915176329","https://openalex.org/W2793465010","https://openalex.org/W2967161359","https://openalex.org/W2208608937","https://openalex.org/W2032691814"],"abstract_inverted_index":{"Charge":[0],"domain":[1,37],"SRAM-based":[2,38],"Process-In-Memory":[3],"(PIM)":[4],"has":[5],"been":[6],"tremendously":[7],"researched":[8],"for":[9],"recent":[10],"years":[11],"to":[12,32,63],"improve":[13],"throughput":[14],"and":[15,59,70],"energy":[16],"efficiency":[17],"in":[18,35],"data":[19,67],"intensive":[20],"neural":[21],"network":[22],"applications.":[23],"However,":[24],"there":[25],"are":[26],"two":[27],"main":[28],"issues":[29],"that":[30],"need":[31],"be":[33],"resolved":[34],"charge":[36],"PIM":[39],"architectures,":[40],"1)":[41],"minimizing":[42],"area":[43],"overhead":[44],"while":[45],"supporting":[46],"multi":[47],"bit":[48],"Multiply-and-Accumulate":[49],"(MAC)":[50],"operation,":[51],"2)":[52],"addressing":[53],"the":[54],"MAC":[55],"operation":[56],"gain":[57],"error":[58,61],"offset":[60],"due":[62],"PVT-varied":[64],"input":[65],"Digital-to-Analog":[66],"Converters":[68],"(DACs)":[69],"in-array":[71],"coupling":[72],"noises,":[73],"respectively.":[74]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}