{"id":"https://openalex.org/W4399723235","doi":"https://doi.org/10.1145/3665283.3665295","title":"LiquidMD: Optimizing Inter-die and Intra-die placement for 2.5D FPGA Architectures","display_name":"LiquidMD: Optimizing Inter-die and Intra-die placement for 2.5D FPGA Architectures","publication_year":2024,"publication_date":"2024-06-17","ids":{"openalex":"https://openalex.org/W4399723235","doi":"https://doi.org/10.1145/3665283.3665295"},"language":"en","primary_location":{"id":"doi:10.1145/3665283.3665295","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3665283.3665295","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART 24))","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033063333","display_name":"Raveena Raikar","orcid":"https://orcid.org/0000-0002-7344-2518"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Raveena Raikar","raw_affiliation_strings":["Ghent University, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-7344-2518","affiliations":[{"raw_affiliation_string":"Ghent University, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Ghent University, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-4477-5313","affiliations":[{"raw_affiliation_string":"Ghent University, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2801227569"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"90","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.8554165959358215},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6278709769248962},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6165328025817871},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25626248121261597},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11494538187980652}],"concepts":[{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.8554165959358215},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6278709769248962},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6165328025817871},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25626248121261597},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11494538187980652}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3665283.3665295","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3665283.3665295","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART 24))","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:01JKTQZQ058G05DP4Y96QGVJYC","is_oa":false,"landing_page_url":"http://hdl.handle.net/1854/LU-01JKTQZQ058G05DP4Y96QGVJYC","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 9798400717277","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2050456603","https://openalex.org/W2078174680","https://openalex.org/W2185926888","https://openalex.org/W2336648157","https://openalex.org/W2386615278","https://openalex.org/W2526849555","https://openalex.org/W2787585504","https://openalex.org/W2904995350","https://openalex.org/W2918037051","https://openalex.org/W2952935867","https://openalex.org/W2997112717","https://openalex.org/W3033033241","https://openalex.org/W3206505512","https://openalex.org/W4211022608","https://openalex.org/W4318256979","https://openalex.org/W4367050909","https://openalex.org/W4391857780"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2042913821","https://openalex.org/W2372289614","https://openalex.org/W2629813803","https://openalex.org/W2041067810","https://openalex.org/W2250518232","https://openalex.org/W3199170188","https://openalex.org/W2360137025","https://openalex.org/W2362738566"],"abstract_inverted_index":{"Interposer-based":[0],"2.5D":[1,44,70,246],"FPGAs":[2],"contain":[3],"multiple":[4],"dies":[5],"interconnected":[6],"through":[7],"external":[8,16],"wires.":[9],"While":[10],"essential":[11],"for":[12,29,118,212],"increasing":[13],"capacity,":[14],"these":[15],"connections":[17],"introduce":[18,113],"higher":[19],"delays":[20],"and":[21,60,72,98,182,243,263],"longer":[22],"wirelengths.":[23],"Efficient":[24],"placement":[25,46,52,106,129,156,164,177,199,253,264],"tools":[26],"are":[27],"needed":[28],"such":[30],"architecture":[31],"to":[32,84,103,175,195],"strategically":[33],"manage":[34],"signal":[35],"counts":[36],"at":[37],"the":[38,67,73,76,127,139,155,191,198,209,216,224,229,238],"die":[39],"boundary.":[40],"Previous":[41],"research":[42,233],"on":[43,50,109,236],"FPGA":[45,247],"has":[47],"often":[48],"relied":[49],"global":[51,91],"optimization,":[53],"which,":[54],"while":[55],"effective,":[56],"can":[57,200],"be":[58],"time-consuming":[59],"scales":[61],"poorly":[62],"with":[63,147,179],"larger":[64],"designs.":[65],"Leveraging":[66],"modularity":[68],"of":[69,75,107,138,142,223],"systems":[71],"configuration":[74],"interposer":[77],"interface,":[78],"we":[79,167,189],"propose":[80],"a":[81,114,148,158,176,251,257],"novel":[82],"approach":[83],"incorporating":[85],"die-level":[86],"parallelism":[87,242],"that":[88,151,255],"requires":[89],"less":[90],"optimization.":[92],"Our":[93,232],"methodology":[94,123],"employs":[95],"netlist":[96],"partitioning":[97],"introduces":[99],"virtual":[100],"anchor":[101],"blocks":[102],"enable":[104],"parallel":[105],"subcircuits":[108],"each":[110],"die.":[111],"We":[112,206],"streamlined":[115],"synchronization":[116,171,181,192,214,226,244],"strategy":[117,178],"optimizing":[119],"inter-partition":[120],"nets.":[121],"This":[122],"is":[124],"integrated":[125],"into":[126],"multi-die":[128,145],"tool,":[130],"\u2018LiquidMD\u2019,":[131],"resulting":[132],"in":[133,173,215,228,245,250],"an":[134,221],"enhanced":[135],"parallelized":[136],"version":[137],"tool.":[140],"Comparison":[141],"our":[143,169],"base":[144],"placer":[146],"state-of-the-art":[149],"tool":[150,217,230],"fully":[152],"globally":[153],"optimizes":[154],"demonstrates":[157],"significant":[159],"runtime":[160,261],"improvement":[161],"without":[162],"compromising":[163],"quality.":[165,265],"Additionally,":[166],"assess":[168,196],"partial":[170],"technique":[172],"contrast":[174],"no":[180],"observe":[183],"improved":[184],"critical":[185],"path":[186],"delay.":[187],"Subsequently,":[188],"explore":[190],"process":[193],"in-depth":[194],"how":[197],"derive":[201],"advantages":[202],"from":[203],"minimal":[204],"synchronization.":[205],"initially":[207],"evaluate":[208],"suitable":[210],"position":[211],"introducing":[213],"flow,":[218],"followed":[219],"by":[220],"assessment":[222],"required":[225],"frequency":[227],"flow.":[231],"sheds":[234],"light":[235],"determining":[237],"optimal":[239],"balance":[240,259],"between":[241,260],"placement,":[248],"culminating":[249],"modular":[252],"algorithm":[254],"strikes":[256],"favourable":[258],"efficiency":[262]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}