{"id":"https://openalex.org/W4408151383","doi":"https://doi.org/10.1145/3658617.3704453","title":"Exploring Better Intra-Cell Routability for Layout Synthesis of Multi-Row Standard Cells","display_name":"Exploring Better Intra-Cell Routability for Layout Synthesis of Multi-Row Standard Cells","publication_year":2025,"publication_date":"2025-01-20","ids":{"openalex":"https://openalex.org/W4408151383","doi":"https://doi.org/10.1145/3658617.3704453"},"language":"en","primary_location":{"id":"doi:10.1145/3658617.3704453","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3658617.3704453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108897216","display_name":"Kelei Guo","orcid":"https://orcid.org/0000-0003-4234-3450"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Kairong Guo","raw_affiliation_strings":["Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016197057","display_name":"Xiaohan Gao","orcid":"https://orcid.org/0000-0001-6201-6110"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaohan Gao","raw_affiliation_strings":["Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085962219","display_name":"Haoyi Zhang","orcid":"https://orcid.org/0009-0004-2763-545X"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoyi Zhang","raw_affiliation_strings":["Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002760019","display_name":"Runsheng Wang","orcid":"https://orcid.org/0000-0002-7514-0767"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Runsheng Wang","raw_affiliation_strings":["Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062886480","display_name":"Ru Huang","orcid":"https://orcid.org/0000-0002-8146-4821"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ru Huang","raw_affiliation_strings":["Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000933188","display_name":"Yibo Lin","orcid":"https://orcid.org/0000-0002-0977-2774"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibo Lin","raw_affiliation_strings":["Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5108897216"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03033975,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"392","last_page":"392"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9585000276565552,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.708721935749054},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6053830981254578},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5681802034378052},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4225509464740753},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.41987350583076477},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40111541748046875},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.3352294862270355},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21491000056266785},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20875519514083862},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.16911578178405762},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11509907245635986}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.708721935749054},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6053830981254578},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5681802034378052},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4225509464740753},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.41987350583076477},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40111541748046875},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.3352294862270355},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21491000056266785},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20875519514083862},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.16911578178405762},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11509907245635986}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3658617.3704453","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3658617.3704453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2072989701","https://openalex.org/W2091329789","https://openalex.org/W1738647919","https://openalex.org/W2376726667","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W3000179092","https://openalex.org/W1986774039","https://openalex.org/W2050511294","https://openalex.org/W101478184"],"abstract_inverted_index":{"Standard":[0],"cells":[1,14,41,48,61,111],"are":[2,15,26,42],"the":[3,34,120],"primary":[4],"building":[5],"blocks":[6],"for":[7,46,89,132],"modern":[8],"digital":[9],"integrated":[10],"circuits.":[11],"Traditionally,":[12],"standard":[13,60],"designed":[16],"with":[17],"identical":[18],"heights":[19],"to":[20,66,83],"fit":[21],"into":[22],"placement":[23],"rows,":[24,85],"which":[25],"also":[27,112],"known":[28],"as":[29,119],"single-row":[30,40],"height":[31,59,79,123],"cells.":[32],"With":[33],"aggresive":[35],"scaling":[36],"of":[37],"technology":[38],"nodes,":[39],"no":[43],"longer":[44],"suitable":[45],"complex":[47],"like":[49],"large":[50],"combinational":[51],"gates,":[52],"multi-bit":[53],"flip-flops,":[54],"and":[55,73,105,128],"so":[56],"on.":[57],"Multirow":[58],"have":[62],"been":[63],"adopted":[64],"due":[65],"their":[67],"potential":[68],"advantages":[69],"in":[70,116],"performance,":[71],"power,":[72],"area":[74],"(PPA).":[75],"By":[76],"extending":[77],"cell":[78,122],"from":[80],"one":[81],"row":[82],"multiple":[84],"multi-row":[86,110],"designs":[87],"allow":[88],"greater":[90],"functional":[91],"density":[92],"within":[93],"a":[94],"single":[95],"cell,":[96],"potentially":[97],"mitigating":[98],"circuit-level":[99],"routability":[100],"issues,":[101],"optimizing":[102],"signal":[103],"delay,":[104],"enhancing":[106],"power":[107],"distribution.":[108],"However,":[109],"pose":[113],"unique":[114],"challenges":[115],"intra-cell":[117],"routability,":[118],"expanded":[121],"introduces":[124],"additional":[125],"vertical":[126],"interconnects":[127],"broader":[129],"search":[130],"space":[131],"transistor":[133],"placement.":[134]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}