{"id":"https://openalex.org/W4408151734","doi":"https://doi.org/10.1145/3658617.3703146","title":"Standard Cell Layout Generation: Review, Challenges, and Future Works","display_name":"Standard Cell Layout Generation: Review, Challenges, and Future Works","publication_year":2025,"publication_date":"2025-01-20","ids":{"openalex":"https://openalex.org/W4408151734","doi":"https://doi.org/10.1145/3658617.3703146"},"language":"en","primary_location":{"id":"doi:10.1145/3658617.3703146","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3658617.3703146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039615312","display_name":"Chung\u2010Kuan Cheng","orcid":"https://orcid.org/0000-0002-9865-8390"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Kuan Cheng","raw_affiliation_strings":["Univ. of California San Diego, San Diego, USA"],"raw_orcid":"https://orcid.org/0000-0002-9865-8390","affiliations":[{"raw_affiliation_string":"Univ. of California San Diego, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064603483","display_name":"B. H. Kang","orcid":"https://orcid.org/0009-0002-7465-1749"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Byeonggon Kang","raw_affiliation_strings":["Univ. of California San Diego, San Diego, USA"],"raw_orcid":"https://orcid.org/0009-0002-7465-1749","affiliations":[{"raw_affiliation_string":"Univ. of California San Diego, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061781904","display_name":"Bill Lin","orcid":"https://orcid.org/0000-0003-0965-7247"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bill Lin","raw_affiliation_strings":["Univ. of California San Diego, San Diego, USA"],"raw_orcid":"https://orcid.org/0000-0003-0965-7247","affiliations":[{"raw_affiliation_string":"Univ. of California San Diego, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025893392","display_name":"Yucheng Wang","orcid":"https://orcid.org/0000-0002-8219-8908"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yucheng Wang","raw_affiliation_strings":["Univ. of California San Diego, San Diego, USA"],"raw_orcid":"https://orcid.org/0000-0002-8219-8908","affiliations":[{"raw_affiliation_string":"Univ. of California San Diego, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":2.5286,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.88733869,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"372","last_page":"378"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.646996021270752},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6167534589767456},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07478439807891846},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.07418414950370789}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.646996021270752},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6167534589767456},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07478439807891846},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.07418414950370789}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3658617.3703146","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3658617.3703146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1987067207","https://openalex.org/W2047694997","https://openalex.org/W2051394940","https://openalex.org/W2346205343","https://openalex.org/W2600961333","https://openalex.org/W2626325543","https://openalex.org/W2791714796","https://openalex.org/W2796043637","https://openalex.org/W2903563976","https://openalex.org/W2912020862","https://openalex.org/W2946290290","https://openalex.org/W2997716136","https://openalex.org/W3100453629","https://openalex.org/W3110929613","https://openalex.org/W3112327458","https://openalex.org/W3127191906","https://openalex.org/W3143696222","https://openalex.org/W3211857759","https://openalex.org/W4285263863","https://openalex.org/W4387146044","https://openalex.org/W4391857785","https://openalex.org/W4391857790"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"With":[0],"the":[1],"growing":[2],"demand":[3],"for":[4,38,43,51],"VLSI":[5],"scaling,":[6],"standard":[7,39],"cell":[8,40,56],"library":[9],"generation":[10],"becomes":[11],"crucial":[12],"process":[13],"to":[14],"enhance":[15],"performance":[16],"via":[17],"design":[18],"technology":[19,24],"co-optimization":[20,25],"(DTCO)":[21],"and":[22,35,54],"system":[23],"(STCO)":[26],"exploration.":[27],"In":[28],"this":[29],"work,":[30],"we":[31],"review":[32],"existing":[33],"methodologies":[34],"algorithms":[36],"used":[37],"layout":[41],"automation":[42],"sub-10nm":[44],"nodes,":[45],"categorized":[46],"by":[47],"their":[48],"algorithmic":[49],"approaches":[50],"transistor":[52],"placement":[53],"internal":[55],"routing.":[57]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}