{"id":"https://openalex.org/W4408151426","doi":"https://doi.org/10.1145/3658617.3697757","title":"Corvus: Efficient HW/SW Co-Verification Framework for RISC-V Instruction Extensions with FPGA Acceleration","display_name":"Corvus: Efficient HW/SW Co-Verification Framework for RISC-V Instruction Extensions with FPGA Acceleration","publication_year":2025,"publication_date":"2025-01-20","ids":{"openalex":"https://openalex.org/W4408151426","doi":"https://doi.org/10.1145/3658617.3697757"},"language":"en","primary_location":{"id":"doi:10.1145/3658617.3697757","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3658617.3697757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040935530","display_name":"Zijian Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zijian Jiang","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences/Univ. of Chinese Academy of Sciences, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0007-4600-1331","affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences/Univ. of Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077926048","display_name":"Keran Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Keran Zheng","raw_affiliation_strings":["Imperial College London, London, UK"],"raw_orcid":"https://orcid.org/0009-0008-3875-5819","affiliations":[{"raw_affiliation_string":"Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040792997","display_name":"David Boland","orcid":"https://orcid.org/0000-0001-5370-4464"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"The University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"David Boland","raw_affiliation_strings":["Univ. of Sydney, Sydney, Australia"],"raw_orcid":"https://orcid.org/0000-0001-5370-4464","affiliations":[{"raw_affiliation_string":"Univ. of Sydney, Sydney, Australia","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101807410","display_name":"Yungang Bao","orcid":"https://orcid.org/0000-0001-6565-5276"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yungang Bao","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences/Univ. of Chinese Academy of Sciences, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0001-6565-5276","affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences/Univ. of Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I4210165038"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055045167","display_name":"Kan Shi","orcid":"https://orcid.org/0000-0002-8461-0820"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kan Shi","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences/Univ. of Chinese Academy of Sciences, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-8461-0820","affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences/Univ. of Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I4210165038"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1336","last_page":"1342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.7877671718597412},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7602512240409851},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7090295553207397},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37351667881011963},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35543203353881836},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3512774109840393},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07806926965713501}],"concepts":[{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.7877671718597412},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7602512240409851},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7090295553207397},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37351667881011963},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35543203353881836},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3512774109840393},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07806926965713501},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3658617.3697757","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3658617.3697757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2012114780","https://openalex.org/W2094756095","https://openalex.org/W2134470641","https://openalex.org/W2294282016","https://openalex.org/W2294320930","https://openalex.org/W2903605401","https://openalex.org/W2946072469","https://openalex.org/W3007003693","https://openalex.org/W3013676662","https://openalex.org/W3132871189","https://openalex.org/W3211238175","https://openalex.org/W4214519628","https://openalex.org/W4224265992","https://openalex.org/W4319870528","https://openalex.org/W4321381226"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"The":[0],"RISC-V":[1,16,67,122],"instruction":[2,11],"set":[3],"architecture":[4],"(ISA)":[5],"offers":[6],"flexibility":[7],"for":[8,81],"domain-specific":[9],"custom":[10,41,70,125],"extensions.":[12],"While":[13],"the":[14,21,91,111,121,124],"basic":[15],"ISA":[17],"contains":[18],"common":[19],"instructions,":[20],"extended":[22],"accelerators":[23],"provide":[24],"additional":[25],"computing":[26],"power":[27],"to":[28,38,46,118],"meet":[29],"diverse":[30],"needs.":[31],"High-level":[32],"synthesis":[33],"(HLS)":[34],"is":[35,72,116],"often":[36,101],"used":[37],"agilely":[39],"create":[40],"extension":[42],"accelerators,":[43],"allowing":[44],"engineers":[45],"design":[47,64],"complex":[48],"digital":[49],"circuits":[50,109],"using":[51],"high-level":[52],"languages":[53],"such":[54],"as":[55],"C/C++,":[56],"further":[57],"improving":[58],"development":[59],"efficiency.":[60],"However,":[61],"verifying":[62,82],"a":[63],"that":[65],"includes":[66],"cores":[68],"and":[69,75,100,110,127],"extensions":[71],"rarely":[73],"studied":[74],"can":[76,96],"be":[77,97],"challenging.":[78],"Traditional":[79],"approaches":[80],"HLS-generated":[83,108],"designs":[84],"use":[85],"C-RTL":[86],"co-simulation,":[87],"primarily":[88],"focusing":[89],"on":[90],"unit":[92],"level.":[93],"This":[94],"method":[95],"extremely":[98],"time-consuming":[99],"makes":[102],"impractical":[103],"assumptions":[104],"about":[105],"interactions":[106],"between":[107],"processor.":[112],"Therefore,":[113],"system-level":[114],"verification":[115],"essential":[117],"extensively":[119],"exercise":[120],"cores,":[123],"extensions,":[126],"their":[128],"interconnections.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}