{"id":"https://openalex.org/W4408151503","doi":"https://doi.org/10.1145/3658617.3697702","title":"Analog Circuit Transfer Method Across Technology Nodes via Transistor Behavior","display_name":"Analog Circuit Transfer Method Across Technology Nodes via Transistor Behavior","publication_year":2025,"publication_date":"2025-01-20","ids":{"openalex":"https://openalex.org/W4408151503","doi":"https://doi.org/10.1145/3658617.3697702"},"language":"en","primary_location":{"id":"doi:10.1145/3658617.3697702","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3658617.3697702","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090014319","display_name":"Haochang Zhi","orcid":"https://orcid.org/0009-0001-1198-6915"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Haochang Zhi","raw_affiliation_strings":["Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0009-0001-1198-6915","affiliations":[{"raw_affiliation_string":"Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100334715","display_name":"Jintao Li","orcid":"https://orcid.org/0000-0003-0403-6767"},"institutions":[{"id":"https://openalex.org/I4210145761","display_name":"Shenzhen Institutes of Advanced Technology","ror":"https://ror.org/04gh4er46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210145761"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jintao Li","raw_affiliation_strings":["Shenzhen Institute for Advanced Study, UESTC, Shenzhen, China"],"raw_orcid":"https://orcid.org/0000-0003-0403-6767","affiliations":[{"raw_affiliation_string":"Shenzhen Institute for Advanced Study, UESTC, Shenzhen, China","institution_ids":["https://openalex.org/I4210145761"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100743577","display_name":"Yun Li","orcid":"https://orcid.org/0000-0002-6575-1839"},"institutions":[{"id":"https://openalex.org/I4210145761","display_name":"Shenzhen Institutes of Advanced Technology","ror":"https://ror.org/04gh4er46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210145761"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yun Li","raw_affiliation_strings":["Shenzhen Institute for Advanced Study, UESTC, Shenzhen, China"],"raw_orcid":"https://orcid.org/0000-0002-6575-1839","affiliations":[{"raw_affiliation_string":"Shenzhen Institute for Advanced Study, UESTC, Shenzhen, China","institution_ids":["https://openalex.org/I4210145761"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057291086","display_name":"Weiwei Shan","orcid":"https://orcid.org/0000-0001-5520-1326"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiwei Shan","raw_affiliation_strings":["Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0001-5520-1326","affiliations":[{"raw_affiliation_string":"Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090014319"],"corresponding_institution_ids":["https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":6.4639,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.9551671,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"197","last_page":"203"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9528999924659729,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.951200008392334,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5930889844894409},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5516027212142944},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.4956167936325073},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4657761752605438},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3602578043937683},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18668150901794434},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12612327933311462},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.09012794494628906}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5930889844894409},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5516027212142944},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.4956167936325073},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4657761752605438},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3602578043937683},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18668150901794434},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12612327933311462},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.09012794494628906}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3658617.3697702","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3658617.3697702","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7200000286102295,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2025516544","https://openalex.org/W2099288888","https://openalex.org/W2125776391","https://openalex.org/W2167034725","https://openalex.org/W3092618035","https://openalex.org/W4220980777","https://openalex.org/W4296209134","https://openalex.org/W4360605995","https://openalex.org/W4377969767","https://openalex.org/W4386159491","https://openalex.org/W4386764902","https://openalex.org/W4386767094","https://openalex.org/W4389476193","https://openalex.org/W4403661859"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"In":[0],"the":[1,14,21,37,43,55,65,83,86,106,109,113,127,149,177],"post-Moore":[2],"era,":[3],"chips":[4],"integrate":[5],"multiple":[6],"technology":[7,100],"node":[8],"chiplets,":[9],"necessitating":[10],"repeated":[11],"implementations":[12],"of":[13,39,166],"same":[15],"circuit":[16,25,58],"topology":[17],"across":[18],"nodes,":[19],"highlighting":[20],"need":[22],"for":[23,123],"technology-independent":[24,71],"representation.":[26,72],"We":[27],"use":[28],"a":[29,70,76,92,124,163],"four-parameter":[30],"vector---gm,":[31],"ft,":[32],"VDS,":[33],"and":[34,68],"\u0394VGS-to":[35],"represent":[36],"behavior":[38],"each":[40],"transistor,":[41,126],"called":[42],"transistor":[44,56,77],"behavioral":[45,57,78],"vector":[46],"(TBV).":[47],"The":[48,118],"TBVs":[49],"are":[50],"vertically":[51],"concatenated":[52],"to":[53,81,94,132,144,148,168],"form":[54],"representation":[59],"(TBCR)":[60],"matrix,":[61],"which":[62],"precisely":[63],"reflects":[64],"circuit's":[66],"performance":[67,174],"provides":[69],"Furthermore,":[73],"we":[74,90],"propose":[75,91],"model":[79],"(TBM)":[80],"convert":[82],"TBV":[84,131],"into":[85,112],"corresponding":[87,114],"sizing.":[88],"Finally,":[89],"method":[93,152,158],"transfer":[95,151,157],"analog":[96],"circuits":[97],"between":[98],"different":[99],"nodes":[101],"using":[102],"TBM":[103],"(TNT),":[104],"translating":[105],"modifications":[107],"in":[108,116],"process":[110],"parameters":[111],"adjustments":[115],"\u0394VGS.":[117],"experimental":[119],"results":[120],"show":[121],"that":[122],"single":[125],"mapping":[128],"accuracy":[129],"from":[130,142,176],"simulation":[133],"result":[134],"was":[135],"reached":[136],"99%.":[137],"Multiple":[138],"amplifiers":[139],"were":[140],"transferred":[141],"180nm":[143],"22nm":[145],"technology,":[146],"compared":[147],"conventional":[150],"based":[153,159],"on":[154,160],"gm/id,":[155],"our":[156],"TBCR":[161],"achieved":[162],"success":[164],"rate":[165],"up":[167],"5\u00d7":[169],"higher,":[170],"along":[171],"with":[172],"additional":[173],"improvements":[175],"scaling":[178],"down.":[179]},"counts_by_year":[{"year":2025,"cited_by_count":3}],"updated_date":"2025-12-22T23:10:17.713674","created_date":"2025-10-10T00:00:00"}