{"id":"https://openalex.org/W4408151385","doi":"https://doi.org/10.1145/3658617.3697546","title":"Zipper: Latency-Tolerant Optimizations for High-Performance Buses","display_name":"Zipper: Latency-Tolerant Optimizations for High-Performance Buses","publication_year":2025,"publication_date":"2025-01-20","ids":{"openalex":"https://openalex.org/W4408151385","doi":"https://doi.org/10.1145/3658617.3697546"},"language":"en","primary_location":{"id":"doi:10.1145/3658617.3697546","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3658617.3697546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101708652","display_name":"Shibo Chen","orcid":"https://orcid.org/0000-0002-9522-8934"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shibo Chen","raw_affiliation_strings":["Computer Science and Engineering, Univ. of Michigan, Ann Arbor, Michigan, USA"],"raw_orcid":"https://orcid.org/0000-0002-9522-8934","affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Univ. of Michigan, Ann Arbor, Michigan, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017980086","display_name":"H. Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hailun Zhang","raw_affiliation_strings":["Univ. of Wisconsin, Madison, Wisconsin, USA"],"raw_orcid":"https://orcid.org/0009-0000-5810-1347","affiliations":[{"raw_affiliation_string":"Univ. of Wisconsin, Madison, Wisconsin, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113456715","display_name":"Todd Austin","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Todd Austin","raw_affiliation_strings":["Computer Science and Engineering, Univ. of Michigan, Ann Arbor, Michigan, USA"],"raw_orcid":"https://orcid.org/0000-0002-0181-0852","affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Univ. of Michigan, Ann Arbor, Michigan, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"567","last_page":"574"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/zipper","display_name":"Zipper","score":0.7286278009414673},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7132233381271362},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6472952365875244},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4340887665748596},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10671001672744751},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07283496856689453}],"concepts":[{"id":"https://openalex.org/C105782903","wikidata":"https://www.wikidata.org/wiki/Q6577686","display_name":"Zipper","level":2,"score":0.7286278009414673},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7132233381271362},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6472952365875244},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4340887665748596},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10671001672744751},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07283496856689453}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3658617.3697546","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3658617.3697546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:deepblue.lib.umich.edu:2027.42/198588","is_oa":false,"landing_page_url":"https://hdl.handle.net/2027.42/198588","pdf_url":null,"source":{"id":"https://openalex.org/S4306400393","display_name":"Deep Blue (University of Michigan)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I27837315","host_organization_name":"University of Michigan","host_organization_lineage":["https://openalex.org/I27837315"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W634415007","https://openalex.org/W1983235612","https://openalex.org/W2005063569","https://openalex.org/W2010128395","https://openalex.org/W2011191879","https://openalex.org/W2042617557","https://openalex.org/W2097537332","https://openalex.org/W2103224933","https://openalex.org/W2112547256","https://openalex.org/W2128650116","https://openalex.org/W2150864656","https://openalex.org/W2168307289","https://openalex.org/W2169040626","https://openalex.org/W2290686466","https://openalex.org/W2294693415","https://openalex.org/W2310426546","https://openalex.org/W2401249903","https://openalex.org/W2597880136","https://openalex.org/W2736517506","https://openalex.org/W2897706246","https://openalex.org/W2963566954","https://openalex.org/W3043023836","https://openalex.org/W3098056654","https://openalex.org/W3213883917","https://openalex.org/W4221095718","https://openalex.org/W4230076379","https://openalex.org/W4312389200"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W1965266249","https://openalex.org/W2001713314","https://openalex.org/W4250134718","https://openalex.org/W4319590719","https://openalex.org/W2063694956","https://openalex.org/W4312278308","https://openalex.org/W2909812416"],"abstract_inverted_index":{"As":[0],"heterogeneous":[1,109],"designs":[2],"take":[3],"over":[4],"the":[5,10,46,61,104],"world":[6],"of":[7,48],"hardware":[8,110],"designs,":[9],"data":[11,90],"bus":[12,94],"plays":[13],"a":[14,108],"vital":[15],"role":[16],"in":[17],"interconnecting":[18],"hosts":[19],"and":[20,52,84,88,102,132],"accelerators.":[21],"While":[22],"past":[23],"works":[24],"have":[25],"emphasized":[26],"increasing":[27],"communication":[28,62,79],"bandwidth":[29],"for":[30,39,92,125,135],"data-hungry":[31],"workloads,":[32],"this":[33],"work":[34],"focuses":[35],"on":[36,107],"optimizing":[37],"latency":[38,63],"latency-sensitive":[40],"acceleration":[41],"applications.":[42],"We":[43,96],"first":[44],"study":[45],"pattern":[47],"various":[49,55],"accelerator":[50,127],"workloads":[51],"demonstrate":[53],"that":[54,77,120],"optimization":[56,75],"opportunities":[57],"exist":[58],"to":[59,99],"reduce":[60],"overhead.":[64,140],"To":[65],"help":[66],"developers":[67],"exploit":[68],"these":[69],"opportunities,":[70],"we":[71],"introduce":[72],"Zipper---a":[73],"protocol":[74],"layer":[76],"reduces":[78],"costs":[80],"by":[81],"enabling":[82],"device":[83],"request":[85],"level":[86],"parallelism":[87],"exploiting":[89],"locality":[91],"existing":[93],"standards.":[95],"applied":[97],"Zipper":[98,121],"two":[100],"domains":[101],"implemented":[103],"end-to-end":[105],"system":[106],"platform":[111],"with":[112,128,137],"an":[113],"integrated":[114],"FPGA.":[115],"Our":[116],"physical":[117],"experiments":[118],"show":[119],"provides":[122],"8x":[123],"speedup":[124,134],"one":[126],"4.3%":[129],"logic":[130,139],"overhead":[131],"1.5x":[133],"another":[136],"0.9%":[138]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}